Home
last modified time | relevance | path

Searched refs:I0 (Results 1 – 25 of 75) sorted by relevance

123

/freebsd/crypto/openssl/crypto/poly1305/asm/
H A Dpoly1305-s390x.pl226 my ($I0, $I1, $I2, $I3, $I4) = map("%v$_",(5..9));
435 vl ($I0,"0(%r1)"); # borrow $I0
436 vperm ($R0,$R0,$H0,$I0); # r^2:r^4:r^1:r^3
437 vperm ($R1,$R1,$H1,$I0);
438 vperm ($R2,$R2,$H2,$I0);
439 vperm ($R3,$R3,$H3,$I0);
440 vperm ($R4,$R4,$H4,$I0);
517 vperm ($I0,$T3,$T4,$bswaplo);
521 verimg ($I1,$I0,$mask26,6); # >>26
522 veslg ($I0,$I0,32);
[all …]
H A Dpoly1305-ppc.pl766 my ($I0, $I1, $I2, $I3, $I4) = map("v$_",(5..9));
1351 vpermdi $I0,$T1,$T2,0b00 # smash input to base 2^26
1357 vsrd $I1,$I0,$_26
1361 vand $I0,$I0,$mask26
1381 vmrgow $I0,$T1,$I0
1428 vmuleuw $ACC0,$I0,$R0
1429 vmuleuw $ACC1,$I0,$R1
1430 vmuleuw $ACC2,$I0,$R2
1448 vaddudm $H0,$H0,$I0
1472 vmuleuw $T0,$I0,$R3
[all …]
/freebsd/crypto/openssl/crypto/modes/asm/
H A Dghashv8-armx.pl434 my ($I0,$j1,$j2,$j3,
448 vld1.64 {$I0-$j3},[$inp],#64
454 vrev64.8 $I0,$I0
490 veor $t0,$I0,$Xl
491 vld1.64 {$I0-$j3},[$inp],#64
497 vrev64.8 $I0,$I0
552 veor $t0,$I0,$Xl
574 vld1.64 {$I0-$j2},[$inp]
579 vrev64.8 $I0,$I0
603 veor $t0,$I0,$Xl
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DGVNSink.cpp764 Instruction *I0 = NewInsts[0]; in analyzeInstructionForSinking() local
766 auto isNotSameOperation = [&I0](Instruction *I) { in analyzeInstructionForSinking()
767 return !I0->isSameOperationAs(I); in analyzeInstructionForSinking()
773 for (unsigned OpNum = 0, E = I0->getNumOperands(); OpNum != E; ++OpNum) { in analyzeInstructionForSinking()
777 if (!canReplaceOperandWithVariable(I0, OpNum)) in analyzeInstructionForSinking()
785 if ((isa<CallInst>(I0) || isa<InvokeInst>(I0)) && OpNum == E - 1 && in analyzeInstructionForSinking()
887 Instruction *I0 = Insts.front(); in sinkLastInstruction() local
890 for (unsigned O = 0, E = I0->getNumOperands(); O != E; ++O) { in sinkLastInstruction()
891 bool NeedPHI = llvm::any_of(Insts, [&I0, O](const Instruction *I) { in sinkLastInstruction()
892 return I->getOperand(O) != I0->getOperand(O); in sinkLastInstruction()
[all …]
H A DLoopFuse.cpp1271 bool accessDiffIsPositive(const Loop &L0, const Loop &L1, Instruction &I0, in accessDiffIsPositive()
1273 Value *Ptr0 = getLoadStorePointerOperand(&I0); in accessDiffIsPositive()
1326 const FusionCandidate &FC1, Instruction &I0, in dependencesAllowFusion()
1331 LLVM_DEBUG(dbgs() << "Check dep: " << I0 << " vs " << I1 << " : " in dependencesAllowFusion()
1337 return accessDiffIsPositive(*FC0.L, *FC1.L, I0, I1, AnyDep); in dependencesAllowFusion()
1339 auto DepResult = DI.depends(&I0, &I1, true); in dependencesAllowFusion()
1362 return dependencesAllowFusion(FC0, FC1, I0, I1, AnyDep, in dependencesAllowFusion()
1364 dependencesAllowFusion(FC0, FC1, I0, I1, AnyDep, in dependencesAllowFusion()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcFrameLowering.cpp312 for (unsigned reg = SP::I0; reg <= SP::I7; ++reg) in verifyLeafProcRegUse()
339 for (unsigned reg = SP::I0; reg <= SP::I7; ++reg) { in remapRegsForLeafProc()
343 unsigned mapped_reg = reg - SP::I0 + SP::O0; in remapRegsForLeafProc()
349 if ((reg - SP::I0) % 2 == 0) { in remapRegsForLeafProc()
350 unsigned preg = (reg - SP::I0) / 2 + SP::I0_I1; in remapRegsForLeafProc()
364 for (unsigned reg = SP::I0; reg <= SP::I7; ++reg) { in remapRegsForLeafProc()
368 MBB.addLiveIn(reg - SP::I0 + SP::O0); in remapRegsForLeafProc()
H A DDelaySlotFiller.cpp386 if (reg < SP::I0 || reg > SP::I7) in combineRestoreADD()
398 AddMI->getOperand(0).setReg(reg - SP::I0 + SP::O0); in combineRestoreADD()
414 if (reg < SP::I0 || reg > SP::I7) in combineRestoreOR()
437 OrMI->getOperand(0).setReg(reg - SP::I0 + SP::O0); in combineRestoreOR()
452 if (reg < SP::I0 || reg > SP::I7) in combineRestoreSETHIi()
471 RestoreMI->getOperand(0).setReg(reg - SP::I0 + SP::O0); in combineRestoreSETHIi()
H A DSparcRegisterInfo.td166 def I0 : Ri<24, "i0">, DwarfRegNum<[24]>;
311 def I0_I1 : Rdi<24, "i0", [I0, I1]>;
H A DSparcCallingConv.td21 CCIfType<[i32, f32], CCAssignToReg<[I0, I1, I2, I3, I4, I5]>>,
34 CCIfType<[i32], CCAssignToReg<[I0, I1, I2, I3, I4, I5]>>,
/freebsd/contrib/llvm-project/llvm/include/llvm/Transforms/Utils/
H A DCodeMoverUtils.h28 /// Return true if \p I0 and \p I1 are control flow equivalent.
31 bool isControlFlowEquivalent(const Instruction &I0, const Instruction &I1,
78 // Check if I0 is reached before I1 in the control flow.
79 bool isReachedBefore(const Instruction *I0, const Instruction *I1,
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DCodeMoverUtils.cpp231 bool llvm::isControlFlowEquivalent(const Instruction &I0, const Instruction &I1, in isControlFlowEquivalent() argument
234 return isControlFlowEquivalent(*I0.getParent(), *I1.getParent(), DT, PDT); in isControlFlowEquivalent()
482 bool llvm::isReachedBefore(const Instruction *I0, const Instruction *I1, in isReachedBefore() argument
485 const BasicBlock *BB0 = I0->getParent(); in isReachedBefore()
488 return DT->dominates(I0, I1); in isReachedBefore()
H A DSimplifyCFG.cpp1964 const Instruction *I0 = Insts.front(); in canSinkInstructions() local
1965 const auto I0MMRA = MMRAMetadata(*I0); in canSinkInstructions()
1967 if (!I->isSameOperationAs(I0)) in canSinkInstructions()
1988 for (const Use &U : I0->uses()) { in canSinkInstructions()
2006 if (isa<StoreInst>(I0) && any_of(Insts, [](const Instruction *I) { in canSinkInstructions()
2010 if (isa<LoadInst>(I0) && any_of(Insts, [](const Instruction *I) { in canSinkInstructions()
2014 if (isLifeTimeMarker(I0) && any_of(Insts, [](const Instruction *I) { in canSinkInstructions()
2023 if (isa<CallBase>(I0)) { in canSinkInstructions()
2045 for (unsigned OI = 0, OE = I0->getNumOperands(); OI != OE; ++OI) { in canSinkInstructions()
2046 Value *Op = I0->getOperand(OI); in canSinkInstructions()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineCalls.cpp1189 Value *I0 = II->getArgOperand(0), *I1 = II->getArgOperand(1); in foldClampRangeOfTwo() local
1192 if (!match(I1, m_APInt(C1)) || !I0->hasOneUse()) in foldClampRangeOfTwo()
1198 if (match(I0, m_SMin(m_Value(X), m_APInt(C0))) && *C0 == *C1 + 1) in foldClampRangeOfTwo()
1202 if (match(I0, m_SMax(m_Value(X), m_APInt(C0))) && *C1 == *C0 + 1) in foldClampRangeOfTwo()
1206 if (match(I0, m_UMin(m_Value(X), m_APInt(C0))) && *C0 == *C1 + 1) in foldClampRangeOfTwo()
1210 if (match(I0, m_UMax(m_Value(X), m_APInt(C0))) && *C1 == *C0 + 1) in foldClampRangeOfTwo()
1467 foldMinimumOverTrailingOrLeadingZeroCount(Value *I0, Value *I1, in foldMinimumOverTrailingOrLeadingZeroCount() argument
1475 if (!match(I0, in foldMinimumOverTrailingOrLeadingZeroCount()
1694 Value *I0 = II->getArgOperand(0), *I1 = II->getArgOperand(1); in visitCallInst() local
1699 Value *Zero = Constant::getNullValue(I0->getType()); in visitCallInst()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SchedThunderX3T110.td84 // Integer micro-ops on ports I0/I1/I2.
87 // Integer micro-ops on ports I0/I1/I2/I3.
181 // 1 cycle on I0/I1/I2/I3.
187 // 2 cycles on I0/I1/I2/I3.
193 // 3 cycles on I0/I1/I2/I3.
199 // 4 cycles on I0/I1/I2/I3.
205 // 5 cycles on I0/I1/I2/I3.
211 // 6 cycles on I0/I1/I2/I3.
217 // 8 cycles on I0/I1/I2/I3.
223 // 13 cycles on I0/I
[all...]
H A DAArch64SchedThunderX2T99.td127 // 1 cycle on I0, I1, or I2.
133 // 2 cycles on I0, I1, or I2.
139 // 4 cycles on I0, I1, or I2.
145 // 5 cycles on I0, I1, or I2.
218 // 1 cycles on LS0 or LS1 and I0, I1, or I2.
224 // 1 cycles on LS0 or LS1 and 2 of I0, I1, or I2.
255 // 4 cycles on LS0 or LS1 and I0, I1, or I2.
261 // 4 cycles on LS0 or LS1 and 2 of I0, I1, or I2.
268 // 5 cycles on LS0 or LS1 and I0, I1, or I2.
274 // 5 cycles on LS0 or LS1 and 2 of I0, I
[all...]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DComplexDeinterleavingPass.cpp571 Value *I0 = Imag->getOperand(0); in identifyNodeWithImplicitAdd() local
586 if (isNeg(I0)) { in identifyNodeWithImplicitAdd()
589 I0 = Op; in identifyNodeWithImplicitAdd()
602 if (R0 == I0 || R0 == I1) { in identifyNodeWithImplicitAdd()
605 } else if (R1 == I0 || R1 == I1) { in identifyNodeWithImplicitAdd()
613 UncommonImagOp = (CommonOperand == I0) ? I1 : I0; in identifyNodeWithImplicitAdd()
700 Value *I0 = ImagMulI->getOperand(0); in identifyPartialMul() local
707 if (R0 == I0 || R0 == I1) { in identifyPartialMul()
710 } else if (R1 == I0 || R1 == I1) { in identifyPartialMul()
718 UncommonImagOp = (CommonOperand == I0) ? I1 : I0; in identifyPartialMul()
[all …]
/freebsd/sys/contrib/device-tree/src/arm/st/
H A Dste-href-family-pinctrl.dtsi118 "GPIO164_B21"; /* I0 */
144 "GPIO164_B21"; /* I0 */
/freebsd/sys/contrib/device-tree/src/arm/aspeed/
H A Daspeed-bmc-vegman-n110.dts23 /*I0-I7*/ "","","","","","","","",
60 /*I0-I7*/ "","","","","","","","","","","","","","","","",
H A Daspeed-bmc-vegman-sx20.dts23 /*I0-I7*/ "","","","","","","","",
60 /*I0-I7*/ "","","","","","","","","","","","","","","","",
H A Daspeed-bmc-vegman-rx20.dts51 /*I0-I7*/ "","","","","","","","",
88 /*I0-I7*/ "","","","","","","","","","","","","","","","",
H A Daspeed-bmc-qcom-dc-scm-v1.dts103 /*I0-I7*/ "","","","","","","","",
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleA57.td182 // TODO: according to the doc, conditional uses I0/I1, unconditional uses M
479 // 4(3) "I0/I1,L,M" for scaled register, otherwise 4(2) "I0/I1,L"
501 // 5cyc "I0/I1,L" for minus reg or scaled not plus lsl2
604 // For minus or for not plus lsl2 scaled we need 3cyc "I0/I1, S",
613 // STRH,STRD: 3cyc "I0/I1, S" for minus reg, 1cyc S for imm or for plus reg.
625 // Store, immed pre-indexed (1cyc "S, I0/I1", 1cyc writeback)
631 // 1(1) "S, I0/I1" for plus reg
632 // 3(2) "I0/I1, S" for minus reg
634 // 3(2) "I0/I1, S" for other scaled
650 // 1(1) "S, I0/I1" for imm or reg plus
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DVectorCombine.cpp580 Instruction *I0, *I1; in foldExtractExtract() local
582 if (!match(&I, m_Cmp(Pred, m_Instruction(I0), m_Instruction(I1))) && in foldExtractExtract()
583 !match(&I, m_BinOp(m_Instruction(I0), m_Instruction(I1)))) in foldExtractExtract()
588 if (!match(I0, m_ExtractElt(m_Value(V0), m_ConstantInt(C0))) || in foldExtractExtract()
598 auto *Ext0 = cast<ExtractElementInst>(I0); in foldExtractExtract()
952 auto *I0 = dyn_cast_or_null<Instruction>(V0); in scalarizeBinopOrCmp() local
955 (IsConst1 && I0 && I0->mayReadFromMemory())) in scalarizeBinopOrCmp()
1041 Instruction *I0, *I1; in foldExtractedCmps() local
1044 if (!match(B0, m_OneUse(m_Cmp(P0, m_Instruction(I0), m_Constant(C0)))) || in foldExtractedCmps()
1054 if (!match(I0, m_OneUse(m_ExtractElt(m_Value(X), m_ConstantInt(Index0)))) || in foldExtractedCmps()
[all …]
/freebsd/sys/tools/sound/
H A Dfeeder_rate_mkfilter.awk173 function I0(x, s, u, n, h, t) function
255 ibeta = I0(beta);
261 w = I0(beta * sqrt(1.0 - (x * x))) / ibeta;
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMTargetStreamer.cpp74 const unsigned I0 = LittleEndian ? II + 0 : II + 1; in emitInst() local
76 Buffer[Size - II - 2] = uint8_t(Inst >> I0 * CHAR_BIT); in emitInst()

123