Searched refs:HighMask (Results 1 – 7 of 7) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/MCTargetDesc/ |
| H A D | LoongArchMatInt.cpp | 96 uint64_t HighMask = ~((1ULL << (Msb + 1)) - 1); in generateInstSeq() local
97 for (; Msb < 64; ++Msb, HighMask = HighMask << 1) { in generateInstSeq()
100 uint64_t Mask = HighMask | LowMask; in generateInstSeq()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.cpp | 620 APInt HighMask = APInt::getHighBitsSet(64, 32); in TryExpandADDWithMul() local
623 if (DAG.MaskedValueIsZero(Mul.getOperand(0), HighMask) && in TryExpandADDWithMul()
624 DAG.MaskedValueIsZero(Mul.getOperand(1), HighMask)) { in TryExpandADDWithMul()
1626 APInt HighMask = APInt::getHighBitsSet(64, 32); in PerformDAGCombine() local
1633 DAG.MaskedValueIsZero(Mul0, HighMask) && in PerformDAGCombine()
1634 DAG.MaskedValueIsZero(Mul1, HighMask) && in PerformDAGCombine()
1635 DAG.MaskedValueIsZero(Addend0, HighMask) && in PerformDAGCombine()
1636 DAG.MaskedValueIsZero(Addend1, HighMask)) { in PerformDAGCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 2924 APInt HighMask = APInt::getHighBitsSet(BitWidth, DemandedBitsLZ); in SimplifyDemandedBits() local
2926 (C->getAPIntValue() | HighMask).isAllOnes()) { in SimplifyDemandedBits()
2938 auto getShiftLeftAmt = [&HighMask](SDValue Mul) -> unsigned { in SimplifyDemandedBits()
2947 APInt UnmaskedC = MulC->getAPIntValue() | HighMask; in SimplifyDemandedBits()
7816 APInt HighMask = APInt::getHighBitsSet(OuterBitSize, InnerBitSize); in expandMUL_LOHI() local
7817 if (DAG.MaskedValueIsZero(LHS, HighMask) && in expandMUL_LOHI()
7818 DAG.MaskedValueIsZero(RHS, HighMask)) { in expandMUL_LOHI()
11280 SDValue HighMask = in expandFixedPointMul() local
11283 Result = DAG.getSelectCC(dl, Hi, HighMask, SatMin, Result, ISD::SETLT); in expandFixedPointMul()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAddSub.cpp | 2767 APInt HighMask(APInt::getHighBitsSet(BitWidth, BitWidth - Cttz)); in visitSub() local
2768 if ((HighMask & *AndC).isZero()) in visitSub()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 19099 APInt HighMask = APInt::getHighBitsSet(HighWidth, 16); in PerformDAGCombine() local
19101 (SimplifyDemandedBits(N->getOperand(1), HighMask, DCI))) in PerformDAGCombine()
19107 APInt HighMask = APInt::getHighBitsSet(HighWidth, 16); in PerformDAGCombine() local
19110 if ((SimplifyDemandedBits(N->getOperand(0), HighMask, DCI)) || in PerformDAGCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 21450 SmallVector<int> LowMask(NumElts, 0), HighMask(NumElts, 0); in performExtBinopLoadFold() local
21455 HighMask[i * NumSubElts + j] = Hi++; in performExtBinopLoadFold()
21474 DAG.getVectorShuffle(Op0.getValueType(), DL, SubL, SubH, HighMask); in performExtBinopLoadFold()
21486 Ext1 = DAG.getVectorShuffle(VT, DL, SubL, SubH, HighMask); in performExtBinopLoadFold()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 14239 APInt HighMask = APInt::getHighBitsSet(Size, XLen); in ReplaceNodeResults() local
14241 bool LHSIsU = DAG.MaskedValueIsZero(LHS, HighMask); in ReplaceNodeResults()
14242 bool RHSIsU = DAG.MaskedValueIsZero(RHS, HighMask); in ReplaceNodeResults()
|