Home
last modified time | relevance | path

Searched refs:HalfVec (Results 1 – 2 of 2) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp15457 int RHSMaxIdx, int HalfVec, in fixupShuffleMaskForPermutedSToV() argument
15464 Subtarget.isLittleEndian() ? HalfVec : HalfVec - ValidLaneWidth; in fixupShuffleMaskForPermutedSToV()
15579 int HalfVec = LHS.getValueType().getVectorNumElements() / 2; in combineVectorShuffle() local
15614 HalfVec, ValidLaneWidth, Subtarget); in combineVectorShuffle()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp15202 SDValue HalfVec = DAG.getNode(ScalarOpcode, DL, HalfVT, Lo, Hi); in getVectorBitwiseReduce() local
15203 return getVectorBitwiseReduce(Opcode, HalfVec, VT, DL, DAG); in getVectorBitwiseReduce()
21213 EVT HalfVec = Lo->getValueType(0); in tryCombineWhileLo() local
21214 if (HalfVec != Hi->getValueType(0) || in tryCombineWhileLo()
21215 HalfVec.getVectorElementCount() != ElementCount::getScalable(HalfSize)) in tryCombineWhileLo()