Searched refs:HLT (Results 1 – 10 of 10) sorted by relevance
| /freebsd/sys/i386/i386/ |
| H A D | vm86.c | 65 #define HLT 0xf4 macro
654 code[2] = HLT; in vm86_prepcall()
658 code[0] = HLT; in vm86_prepcall()
687 if (*(u_char *)addr == HLT) in vm86_trap()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrSystem.td | 43 def HLT : I<0xF4, RawFrm, (outs), (ins), "hlt", []>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedFalkorDetails.td | 1245 def : InstRW<[FalkorWr_1none_0cyc], (instrs BRK, DCPS1, DCPS2, DCPS3, HINT, HLT, HVC, ISB, SMC, SVC)>;
|
| H A D | AArch64SchedKryoDetails.td | 477 (instrs BRK, DCPS1, DCPS2, DCPS3, HLT, HVC, ISB, HINT, SMC, SVC)>;
|
| H A D | AArch64InstrInfo.cpp | 4753 case AArch64::HLT: in hasBTISemantics()
|
| H A D | AArch64InstrInfo.td | 3610 def HLT : ExceptionGeneration<0b010, 0b00, "hlt",
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMScheduleA57.td | 119 "(t2|t)?HINT$", "(t)?HLT$", "(t2)?HVC$", "(t2)?ISB$", "ITasm$",
|
| H A D | ARMInstrInfo.td | 2272 def HLT : AInoP<(outs), (ins imm0_65535:$val), MiscFrm, NoItinerary,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 5410 (Inst.getOpcode() != AArch64::HLT)) { in validateInstruction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/ |
| H A D | ARMAsmParser.cpp | 7526 Inst.getOpcode() == ARM::HLT; in instIsBreakpoint()
|