Searched refs:Granule (Results 1 – 7 of 7) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| H A D | AMDGPUMCExpr.cpp | 186 uint64_t InitOccupancy, MaxWaves, Granule, TargetTotalNumVGPRs, Generation, in evaluateOccupancy() local
191 Success &= TryGetMCExprValue(Args[1], Granule); in evaluateOccupancy()
211 NumVGPRs, Granule, MaxWaves, TargetTotalNumVGPRs)); in evaluateOccupancy()
292 unsigned Granule = IsaInfo::getVGPRAllocGranule(&STM); in createOccupancy() local
301 {CreateExpr(MaxWaves), CreateExpr(Granule), in createOccupancy()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDGPUBaseInfo.cpp | 1093 unsigned Granule) { in getGranulatedNumRegisterBlocks() argument
1094 return divideCeil(std::max(1u, NumRegs), Granule); in getGranulatedNumRegisterBlocks()
1159 unsigned getNumWavesPerEUWithNumVGPRs(unsigned NumVGPRs, unsigned Granule, in getNumWavesPerEUWithNumVGPRs() argument
1162 if (NumVGPRs < Granule) in getNumWavesPerEUWithNumVGPRs()
1164 unsigned RoundedRegs = alignTo(NumVGPRs, Granule); in getNumWavesPerEUWithNumVGPRs()
1204 unsigned Granule = getVGPRAllocGranule(STI); in getMinNumVGPRs() local
1205 unsigned MaxNumVGPRs = alignDown(TotNumVGPRs / WavesPerEU, Granule); in getMinNumVGPRs()
1207 if (MaxNumVGPRs == alignDown(TotNumVGPRs / MaxWavesPerEU, Granule)) in getMinNumVGPRs()
1214 unsigned MaxNumVGPRsNext = alignDown(TotNumVGPRs / (WavesPerEU + 1), Granule); in getMinNumVGPRs()
1215 unsigned MinNumVGPRs = 1 + std::min(MaxNumVGPRs - Granule, MaxNumVGPRsNext); in getMinNumVGPRs()
|
| H A D | AMDGPUBaseInfo.h | 319 unsigned getNumWavesPerEUWithNumVGPRs(unsigned NumVGPRs, unsigned Granule,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | GCNSchedStrategy.cpp | 100 unsigned Granule = AMDGPU::IsaInfo::getVGPRAllocGranule(&ST); in initialize() local
102 unsigned VGPRBudget = alignDown(Addressable / TargetOccupancy, Granule); in initialize()
103 VGPRBudget = std::max(VGPRBudget, Granule); in initialize()
|
| H A D | AMDGPUAsmPrinter.cpp | 963 unsigned Granule) { in getSIProgramInfo() argument
965 const MCExpr *GranuleConst = CreateExpr(Granule); in getSIProgramInfo()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64RegisterInfo.td | 144 // Purely virtual Vector Granule (VG) Dwarf register
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 5405 unsigned Granule) -> const MCExpr * { in calculateGPRBlocks() argument
5407 const MCExpr *GranuleConst = MCConstantExpr::create(Granule, Ctx); in calculateGPRBlocks()
|