/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86InstrOperands.td | 27 // Gather mem operands 64 // Gather mem operands 99 // Gather mem operands
|
/freebsd/sys/dev/cxgbe/firmware/ |
H A D | t4fw_cfg.txt | 157 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
H A D | t6fw_cfg_hashfilter.txt | 186 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
H A D | t5fw_cfg.txt | 202 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
H A D | t5fw_cfg_hashfilter.txt | 205 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
H A D | t6fw_cfg.txt | 204 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
H A D | t5fw_cfg_fpga.txt | 89 # The following Scatter Gather Engine (SGE) settings assume a 4KB Host 392 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
H A D | t6fw_cfg_fpga.txt | 68 # The following Scatter Gather Engine (SGE) settings assume a 4KB Host 412 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
H A D | t4fw_cfg_uwire.txt | 82 # The following Scatter Gather Engine (SGE) settings assume a 4KB Host 444 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
H A D | t5fw_cfg_uwire.txt | 68 # The following Scatter Gather Engine (SGE) settings assume a 4KB Host 489 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
H A D | t6fw_cfg_uwire.txt | 68 # The following Scatter Gather Engine (SGE) settings assume a 4KB Host 507 # Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64SchedA510.td | 1243 // Gather load, vector + imm, 32-bit element size 1247 // Gather load, vector + imm, 64-bit element size 1251 // Gather load, 64-bit element size 1258 // Gather load, 32-bit scaled offset 1263 // Gather load, 32-bit unpacked unscaled offset
|
H A D | AArch64SchedNeoverseN2.td | 2160 // Gather load, vector + imm, 32-bit element size 2164 // Gather load, vector + imm, 64-bit element size 2168 // Gather load, 64-bit element size 2175 // Gather load, 32-bit scaled offset 2180 // Gather load, 32-bit unpacked unscaled offset
|
H A D | AArch64SchedNeoverseV2.td | 2678 // Gather load, vector + imm, 32-bit element size 2682 // Gather load, vector + imm, 64-bit element size 2686 // Gather load, 32-bit scaled offset 2691 // Gather load, 64-bit scaled offset 2697 // Gather load, 32-bit unpacked unscaled offset 2701 // Gather load, 64-bit unpacked unscaled offset
|
H A D | AArch64SchedNeoverseV1.td | 1763 // Gather load, vector + imm, 32-bit element size 1767 // Gather load, vector + imm, 64-bit element size 1774 // Gather load, 32-bit scaled offset 1779 // Gather load, 32-bit unpacked unscaled offset
|
H A D | AArch64SVEInstrInfo.td | 57 // Gather loads - node definitions 103 // Gather vector base + scalar offset 1673 // Gather prefetch using scaled 32-bit offsets, e.g. 1680 // Gather prefetch using unpacked, scaled 32-bit offsets, e.g. 1687 // Gather prefetch using scaled 64-bit offsets, e.g. 1694 // Gather prefetch using 32/64-bit pointers with offset, e.g.
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
H A D | SLPVectorizer.cpp | 1128 Gather, enumerator 4558 return LoadsState::Gather; in canVectorizeLoads() 4569 return LoadsState::Gather; in canVectorizeLoads() 4582 return LoadsState::Gather; in canVectorizeLoads() 4671 if (LS == LoadsState::Gather) in canVectorizeLoads() 4734 case LoadsState::Gather: in canVectorizeLoads() 4778 return LoadsState::Gather; in canVectorizeLoads() 4785 return LoadsState::Gather; in canVectorizeLoads() 5528 TreeEntry *Gather = nullptr; in canReorderOperands() local 5530 [&Gather, UserTE, I](TreeEntry *TE) { in canReorderOperands() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVSchedSiFiveP600.td | 705 // Simple Gather and Compress 724 // Complex Gather and Compress
|
H A D | RISCVScheduleV.td | 522 // 16.4. Vector Register Gather Instructions 750 // 16.4. Vector Register Gather Instructions
|
H A D | RISCVISelLowering.cpp | 3494 SDValue Gather = DAG.getNode(RISCVISD::VRGATHER_VX_VL, DL, ContainerVT, Vec, in matchSplatAsGather() local 3498 return Gather; in matchSplatAsGather() 3500 return convertFromScalableVector(VT, Gather, DAG, Subtarget); in matchSplatAsGather() 4055 if (auto Gather = matchSplatAsGather(Splat, VT, DL, DAG, Subtarget)) in lowerBUILD_VECTOR() local 4056 return Gather; in lowerBUILD_VECTOR() 5186 SDValue Gather = DAG.getNode(RISCVISD::VRGATHER_VX_VL, DL, ContainerVT, in lowerVECTOR_SHUFFLE() local 5189 return convertFromScalableVector(VT, Gather, DAG, Subtarget); in lowerVECTOR_SHUFFLE() 5335 SDValue Gather = DAG.getNode(GatherVVOpc, DL, ContainerVT, V1, LHSIndices, in lowerVECTOR_SHUFFLE() local 5337 return convertFromScalableVector(VT, Gather, DAG, Subtarget); in lowerVECTOR_SHUFFLE() 17150 SDValue Gather = in PerformDAGCombine() local [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
H A D | VVPInstrPatternsVec.td | 97 // Vector Gather and scatter
|
H A D | VEInstrVec.td | 284 // Section 8.9.13 - VGT (Vector Gather) 287 // Section 8.9.14 - VGTU (Vector Gather Upper) 290 // Section 8.9.15 - VGTL (Vector Gather Lower)
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMScheduleM55.td | 318 // Gather loads
|
/freebsd/contrib/llvm-project/openmp/runtime/src/ |
H A D | kmp_itt.inl | 393 1. Gather -- primary thread waits for all worker threads to arrive; each
|
/freebsd/sys/dev/aic7xxx/ |
H A D | aic79xx.reg | 537 * Scatter/Gather Host Address 557 * Scatter/Gather Host Count
|