Searched refs:GMI (Results 1 – 12 of 12) sorted by relevance
| /freebsd/sys/contrib/device-tree/Bindings/bus/ |
| H A D | nvidia,tegra20-gmi.txt | 7 The actual devices are instantiated from the child nodes of a GMI node. 13 - reg: Should contain GMI controller registers location and length. 19 addresses in the GMI address space. Should be 2. 21 range in the GMI address space. Should be 1. 27 Note that the GMI controller does not have any internal chip-select address 72 Example with two SJA1000 CAN controllers connected to the GMI bus. We wrap the 108 Example with one SJA1000 CAN controller connected to the GMI bus
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | Scalarizer.cpp | 1272 for (const auto &GMI : Gathered) { in finish() local 1273 Instruction *Op = GMI.first; in finish() 1274 ValueVector &CV = *GMI.second; in finish()
|
| /freebsd/sys/contrib/device-tree/src/arm/nvidia/ |
| H A D | tegra20-colibri.dtsi | 107 * Colibri Address/Data Bus (GMI) 424 * Bus (GMI)
|
| H A D | tegra30-colibri.dtsi | 55 /* Colibri Address/Data Bus (GMI) */
|
| H A D | tegra114-asus-tf701t.dts | 896 /* GMI pinmux */
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | Utils.cpp | 1821 if (auto *GMI = dyn_cast<GenericMachineInstr>(RegDef)) in canCreateUndefOrPoison() local 1822 if (GMI->hasPoisonGeneratingFlags()) in canCreateUndefOrPoison()
|
| H A D | LegalizerHelper.cpp | 5391 GenericMachineInstr &GMI = cast<GenericMachineInstr>(MI); in fewerElementsVector() local 5517 return fewerElementsVectorMultiEltType(GMI, NumElts); in fewerElementsVector() 5520 return fewerElementsVectorMultiEltType(GMI, NumElts, {1 /*cpm predicate*/}); in fewerElementsVector() 5522 return fewerElementsVectorMultiEltType(GMI, NumElts, {2, 3 /*mask,fpsem*/}); in fewerElementsVector() 5525 return fewerElementsVectorMultiEltType(GMI, NumElts); in fewerElementsVector() 5526 return fewerElementsVectorMultiEltType(GMI, NumElts, {1 /*scalar cond*/}); in fewerElementsVector() 5528 return fewerElementsVectorPhi(GMI, NumElts); in fewerElementsVector() 5545 return fewerElementsVectorMultiEltType(GMI, NumElts, {2 /*imm*/}); in fewerElementsVector() 5554 return fewerElementsVectorMultiEltType(GMI, NumElts, {2 /*pow*/}); in fewerElementsVector() 5558 return fewerElementsVectorMultiEltType(GMI, NumElts, {2}); in fewerElementsVector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedAmpere1B.td | 1016 def : InstRW<[Ampere1BWrite_1cyc_1AB], (instrs GMI)>;
|
| H A D | AArch64SchedNeoverseN2.td | 712 def : InstRW<[N2Write_1c_1I], (instrs GMI, SUBP, SUBPS)>;
|
| H A D | AArch64SchedNeoverseN3.td | 609 def : InstRW<[N3Write_1c_1I], (instrs GMI, SUBP, SUBPS)>;
|
| H A D | AArch64SchedNeoverseV2.td | 1150 def : InstRW<[V2Write_1c_1I], (instrs GMI, SUBP)>;
|
| H A D | AArch64InstrInfo.td | 3006 def GMI : BaseTwoOperandRegReg<0b1, 0b0, 0b000101, GPR64, "gmi",
|