| /freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.h | 271 unsigned getPreferredFPToIntOpcode(unsigned Op, EVT FromVT,
|
| H A D | NVPTXISelLowering.cpp | 2066 EVT FromVT = Op->getOperand(0)->getValueType(0); in LowerBITCAST() local
2067 if (FromVT != MVT::v2i8) { in LowerBITCAST()
6340 unsigned NVPTXTargetLowering::getPreferredFPToIntOpcode(unsigned Op, EVT FromVT, in getPreferredFPToIntOpcode() argument
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 3375 EVT FromVT = LHS->getOperand(0).getValueType(); in performSETCCCombine() local
3376 if (!FromVT.isFixedLengthVector() || FromVT.getVectorElementType() != MVT::i1) in performSETCCCombine()
3379 unsigned NumElts = FromVT.getVectorNumElements(); in performSETCCCombine()
3386 EVT VecVT = FromVT.changeVectorElementType(MVT::getIntegerVT(128 / NumElts)); in performSETCCCombine()
3434 EVT FromVT = LHS->getOperand(0).getValueType(); in performMulCombine() local
3435 EVT EltTy = FromVT.getVectorElementType(); in performMulCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 6013 EVT FromVT = Op.getOperand(0).getValueType(); in LowerFP_TO_INT_SAT() local
6015 if (VT == MVT::i32 && ToVT == MVT::i32 && FromVT == MVT::f32) in LowerFP_TO_INT_SAT()
6017 if (VT == MVT::i32 && ToVT == MVT::i32 && FromVT == MVT::f64 && in LowerFP_TO_INT_SAT()
6020 if (VT == MVT::i32 && ToVT == MVT::i32 && FromVT == MVT::f16 && in LowerFP_TO_INT_SAT()
6023 if (VT == MVT::v4i32 && ToVT == MVT::i32 && FromVT == MVT::v4f32 && in LowerFP_TO_INT_SAT()
6026 if (VT == MVT::v8i16 && ToVT == MVT::i16 && FromVT == MVT::v8f16 && in LowerFP_TO_INT_SAT()
6030 if (FromVT != MVT::v4f32 && FromVT != MVT::v8f16) in LowerFP_TO_INT_SAT()
9009 MVT FromVT = MVT::getVectorVT(FromSVT, ShuffleMask.size() / 2); in LowerVECTOR_SHUFFLE() local
9010 SDValue Lo = DAG.getNode(ARMISD::VECTOR_REG_CAST, dl, FromVT, V1); in LowerVECTOR_SHUFFLE()
9011 SDValue Hi = DAG.getNode(ARMISD::VECTOR_REG_CAST, dl, FromVT, in LowerVECTOR_SHUFFLE()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 3052 virtual bool isTruncateFree(EVT FromVT, EVT ToVT) const { return false; } in isTruncateFree() argument
3525 virtual unsigned getPreferredFPToIntOpcode(unsigned Op, EVT FromVT, in getPreferredFPToIntOpcode() argument
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 1459 bool SystemZTargetLowering::isTruncateFree(EVT FromVT, EVT ToVT) const { in isTruncateFree() argument
1460 if (!FromVT.isInteger() || !ToVT.isInteger()) in isTruncateFree()
1462 unsigned FromBits = FromVT.getFixedSizeInBits(); in isTruncateFree()
5912 EVT FromVT = Op.getNode() ? Op.getValueType() : VT; in add() local
5913 unsigned FromBytesPerElement = FromVT.getVectorElementType().getStoreSize(); in add()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGBuilder.cpp | 934 EVT FromVT(MVT::Other); in getCopyFromRegs() local
936 FromVT = EVT::getIntegerVT(*DAG.getContext(), RegSize - NumZeroBits); in getCopyFromRegs()
939 FromVT = in getCopyFromRegs()
946 assert(FromVT != MVT::Other); in getCopyFromRegs()
948 RegisterVT, P, DAG.getValueType(FromVT)); in getCopyFromRegs()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 19801 static bool useVectorCast(unsigned Opcode, MVT FromVT, MVT ToVT, in useVectorCast() argument
19806 if (!Subtarget.hasSSE2() || FromVT != MVT::v4i32) in useVectorCast()
19813 if (!Subtarget.hasAVX512() || FromVT != MVT::v4i32) in useVectorCast()
19839 MVT FromVT = VecOp.getSimpleValueType(); in vectorizeExtractedCast() local
19840 unsigned NumEltsInXMM = 128 / FromVT.getScalarSizeInBits(); in vectorizeExtractedCast()
19841 MVT Vec128VT = MVT::getVectorVT(FromVT.getScalarType(), NumEltsInXMM); in vectorizeExtractedCast()
19849 SmallVector<int, 16> Mask(FromVT.getVectorNumElements(), -1); in vectorizeExtractedCast()
19851 VecOp = DAG.getVectorShuffle(FromVT, DL, VecOp, DAG.getUNDEF(FromVT), Mask); in vectorizeExtractedCast()
19855 if (FromVT != Vec128VT) in vectorizeExtractedCast()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 25308 EVT FromVT = LHS->getOperand(0).getValueType(); in performSETCCCombine() local
25309 if (FromVT.isFixedLengthVector() && in performSETCCCombine()
25310 FromVT.getVectorElementType() == MVT::i1) { in performSETCCCombine()
|