Home
last modified time | relevance | path

Searched refs:FromVT (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp5940 EVT FromVT = Op.getOperand(0).getValueType(); in LowerFP_TO_INT_SAT() local
5942 if (VT == MVT::i32 && ToVT == MVT::i32 && FromVT == MVT::f32) in LowerFP_TO_INT_SAT()
5944 if (VT == MVT::i32 && ToVT == MVT::i32 && FromVT == MVT::f64 && in LowerFP_TO_INT_SAT()
5947 if (VT == MVT::i32 && ToVT == MVT::i32 && FromVT == MVT::f16 && in LowerFP_TO_INT_SAT()
5950 if (VT == MVT::v4i32 && ToVT == MVT::i32 && FromVT == MVT::v4f32 && in LowerFP_TO_INT_SAT()
5953 if (VT == MVT::v8i16 && ToVT == MVT::i16 && FromVT == MVT::v8f16 && in LowerFP_TO_INT_SAT()
5957 if (FromVT != MVT::v4f32 && FromVT != MVT::v8f16) in LowerFP_TO_INT_SAT()
8957 MVT FromVT = MVT::getVectorVT(FromSVT, ShuffleMask.size() / 2); in LowerVECTOR_SHUFFLE() local
8958 SDValue Lo = DAG.getNode(ARMISD::VECTOR_REG_CAST, dl, FromVT, V1); in LowerVECTOR_SHUFFLE()
8959 SDValue Hi = DAG.getNode(ARMISD::VECTOR_REG_CAST, dl, FromVT, in LowerVECTOR_SHUFFLE()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp2852 EVT FromVT = LHS->getOperand(0).getValueType(); in performSETCCCombine() local
2853 if (FromVT.isFixedLengthVector() && in performSETCCCombine()
2854 FromVT.getVectorElementType() == MVT::i1) { in performSETCCCombine()
2857 unsigned NumElts = FromVT.getVectorNumElements(); in performSETCCCombine()
2866 FromVT.changeVectorElementType(Width))}), in performSETCCCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp1142 bool SystemZTargetLowering::isTruncateFree(EVT FromVT, EVT ToVT) const { in isTruncateFree() argument
1143 if (!FromVT.isInteger() || !ToVT.isInteger()) in isTruncateFree()
1145 unsigned FromBits = FromVT.getFixedSizeInBits(); in isTruncateFree()
5325 EVT FromVT = Op.getNode() ? Op.getValueType() : VT; in add() local
5326 unsigned FromBytesPerElement = FromVT.getVectorElementType().getStoreSize(); in add()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGBuilder.cpp938 EVT FromVT(MVT::Other); in getCopyFromRegs() local
940 FromVT = EVT::getIntegerVT(*DAG.getContext(), RegSize - NumZeroBits); in getCopyFromRegs()
943 FromVT = in getCopyFromRegs()
950 assert(FromVT != MVT::Other); in getCopyFromRegs()
952 RegisterVT, P, DAG.getValueType(FromVT)); in getCopyFromRegs()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetLowering.h2966 virtual bool isTruncateFree(EVT FromVT, EVT ToVT) const { return false; } in isTruncateFree() argument
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp19096 static bool useVectorCast(unsigned Opcode, MVT FromVT, MVT ToVT, in useVectorCast() argument
19101 if (!Subtarget.hasSSE2() || FromVT != MVT::v4i32) in useVectorCast()
19108 if (!Subtarget.hasAVX512() || FromVT != MVT::v4i32) in useVectorCast()
19134 MVT FromVT = VecOp.getSimpleValueType(); in vectorizeExtractedCast() local
19135 unsigned NumEltsInXMM = 128 / FromVT.getScalarSizeInBits(); in vectorizeExtractedCast()
19136 MVT Vec128VT = MVT::getVectorVT(FromVT.getScalarType(), NumEltsInXMM); in vectorizeExtractedCast()
19144 SmallVector<int, 16> Mask(FromVT.getVectorNumElements(), -1); in vectorizeExtractedCast()
19146 VecOp = DAG.getVectorShuffle(FromVT, DL, VecOp, DAG.getUNDEF(FromVT), Mask); in vectorizeExtractedCast()
19150 if (FromVT != Vec128VT) in vectorizeExtractedCast()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp23928 EVT FromVT = LHS->getOperand(0).getValueType(); in performSETCCCombine() local
23929 if (FromVT.isFixedLengthVector() && in performSETCCCombine()
23930 FromVT.getVectorElementType() == MVT::i1) { in performSETCCCombine()