| /freebsd/contrib/llvm-project/clang/lib/Basic/Targets/ |
| H A D | AArch64.cpp | 65 FPU |= NeonMode; in setArchFeatures()
93 FPU |= NeonMode; in setArchFeatures()
111 FPU |= SveMode; in setArchFeatures()
124 FPU |= NeonMode; in setArchFeatures()
428 if (FPU & FPUMode) in getTargetDefines()
444 if (FPU & NeonMode) { in getTargetDefines()
450 if (FPU & SveMode) in getTargetDefines()
453 if ((FPU & NeonMode) && (FPU & SveMode)) in getTargetDefines()
538 if ((FPU & NeonMode) && HasFullFP16) in getTargetDefines()
565 if ((FPU & SveMode) && HasBFloat16) { in getTargetDefines()
[all …]
|
| H A D | ARM.cpp | 506 FPU = 0; in handleTargetFeatures()
533 FPU |= VFP2FPU; in handleTargetFeatures()
539 FPU |= VFP3FPU; in handleTargetFeatures()
545 FPU |= VFP4FPU; in handleTargetFeatures()
551 FPU |= FPARMV8; in handleTargetFeatures()
556 FPU |= NeonFPU; in handleTargetFeatures()
591 FPU |= FPARMV8; in handleTargetFeatures()
634 if (!(FPU & NeonFPU) && FPMath == FP_Neon) { in handleTargetFeatures()
653 .Case("neon", (FPU & NeonFPU) && !SoftFloat) in hasFeature()
654 .Case("vfp", FPU && !SoftFloat) in hasFeature()
[all …]
|
| /freebsd/contrib/llvm-project/clang/lib/Driver/ToolChains/Arch/ |
| H A D | LoongArch.cpp | 39 int FPU = -1; in getLoongArchABI() local
43 FPU = 64; in getLoongArchABI()
45 FPU = 32; in getLoongArchABI()
47 FPU = 0; in getLoongArchABI()
80 if (FPU != -1 && ImpliedFPU != FPU) in getLoongArchABI()
92 switch (FPU) { in getLoongArchABI()
160 StringRef FPU = A->getValue(); in getLoongArchTargetFeatures() local
161 if (FPU == "64") { in getLoongArchTargetFeatures()
164 } else if (FPU == "32") { in getLoongArchTargetFeatures()
168 } else if (FPU == "0" || FPU == "none") { in getLoongArchTargetFeatures()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZScheduleZEC12.td | 84 def : WriteRes<FPU, [ZEC12_FPUnit]>;
89 def : WriteRes<!cast<SchedWrite>("FPU"#Num), [ZEC12_FPUnit]>;
756 def : InstRW<[WLat9, WLat9, FPU, NormalGr], (instregex "LT(E|D)BR$")>;
781 def : InstRW<[WLat7, FPU, NormalGr], (instregex "LEDBR(A)?$")>;
785 def : InstRW<[WLat7LSU, FPU, LSU, NormalGr], (instregex "LDEB$")>;
786 def : InstRW<[WLat7, FPU, NormalGr], (instregex "LDEBR$")>;
791 def : InstRW<[WLat8, FXU, FPU, GroupAlone], (instregex "C(E|D)(F|G)BR(A)?$")>;
793 def : InstRW<[WLat8, FXU, FPU, GroupAlone], (instregex "CEL(F|G)BR$")>;
794 def : InstRW<[WLat8, FXU, FPU, GroupAlone], (instregex "CDL(F|G)BR$")>;
798 def : InstRW<[WLat12, WLat12, FXU, FPU, GroupAlone],
[all …]
|
| H A D | SystemZScheduleZ196.td | 83 def : WriteRes<FPU, [Z196_FPUnit]>;
88 def : WriteRes<!cast<SchedWrite>("FPU"#Num), [Z196_FPUnit]>;
718 def : InstRW<[WLat9, WLat9, FPU, NormalGr], (instregex "LT(E|D)BR$")>;
743 def : InstRW<[WLat7, FPU, NormalGr], (instregex "LEDBR(A)?$")>;
747 def : InstRW<[WLat7LSU, FPU, LSU, NormalGr], (instregex "LDEB$")>;
748 def : InstRW<[WLat7, FPU, NormalGr], (instregex "LDEBR$")>;
753 def : InstRW<[WLat8, FXU, FPU, GroupAlone], (instregex "C(E|D)(F|G)BR(A)?$")>;
755 def : InstRW<[WLat8, FXU, FPU, GroupAlone], (instregex "CEL(F|G)BR$")>;
756 def : InstRW<[WLat8, FXU, FPU, GroupAlone], (instregex "CDL(F|G)BR$")>;
760 def : InstRW<[WLat12, WLat12, FXU, FPU, GroupAlone],
[all …]
|
| /freebsd/contrib/llvm-project/lldb/source/Plugins/Process/Utility/ |
| H A D | RegisterInfoPOSIX_arm.cpp | 25 (LLVM_EXTENSION offsetof(RegisterInfoPOSIX_arm::FPU, fpscr) + \
29 sizeof(RegisterInfoPOSIX_arm::FPU))
32 sizeof(RegisterInfoPOSIX_arm::GPR) + sizeof(RegisterInfoPOSIX_arm::FPU) + \
43 (sizeof(RegisterInfoPOSIX_arm::GPR) + sizeof(RegisterInfoPOSIX_arm::FPU) + \
163 return sizeof(struct RegisterInfoPOSIX_arm::FPU); in GetFPRSize()
|
| H A D | RegisterContextDarwin_arm64.h | 80 struct FPU { struct
114 FPUWordCount = sizeof(FPU) / sizeof(uint32_t), // ARM_NEON_STATE64_COUNT
123 FPU fpu;
204 virtual int DoReadFPU(lldb::tid_t tid, int flavor, FPU &fpu) = 0;
212 virtual int DoWriteFPU(lldb::tid_t tid, int flavor, const FPU &fpu) = 0;
|
| H A D | RegisterContextDarwin_i386.h | 75 struct FPU { struct
107 FPUWordCount = sizeof(FPU) / sizeof(uint32_t), argument
114 FPU fpu;
185 virtual int DoReadFPU(lldb::tid_t tid, int flavor, FPU &fpu) = 0;
191 virtual int DoWriteFPU(lldb::tid_t tid, int flavor, const FPU &fpu) = 0;
|
| H A D | RegisterContextDarwin_x86_64.h | 80 struct FPU { struct
112 FPUWordCount = sizeof(FPU) / sizeof(uint32_t), argument
119 FPU fpu;
190 virtual int DoReadFPU(lldb::tid_t tid, int flavor, FPU &fpu) = 0;
196 virtual int DoWriteFPU(lldb::tid_t tid, int flavor, const FPU &fpu) = 0;
|
| H A D | RegisterContextMach_i386.cpp | 29 int RegisterContextMach_i386::DoReadFPU(lldb::tid_t tid, int flavor, FPU &fpu) { in DoReadFPU()
47 const FPU &fpu) { in DoWriteFPU()
49 tid, flavor, reinterpret_cast<thread_state_t>(const_cast<FPU *>(&fpu)), in DoWriteFPU()
|
| H A D | RegisterContextMach_x86_64.cpp | 31 FPU &fpu) { in DoReadFPU()
50 const FPU &fpu) { in DoWriteFPU()
52 tid, flavor, reinterpret_cast<thread_state_t>(const_cast<FPU *>(&fpu)), in DoWriteFPU()
|
| H A D | RegisterContextDarwin_arm.h | 98 struct FPU { struct
148 FPUWordCount = sizeof(FPU) / sizeof(uint32_t),
156 FPU fpu;
237 virtual int DoReadFPU(lldb::tid_t tid, int flavor, FPU &fpu) = 0;
245 virtual int DoWriteFPU(lldb::tid_t tid, int flavor, const FPU &fpu) = 0;
|
| H A D | RegisterContextMach_arm.cpp | 31 int RegisterContextMach_arm::DoReadFPU(lldb::tid_t tid, int flavor, FPU &fpu) { in DoReadFPU()
54 const FPU &fpu) { in DoWriteFPU()
56 tid, flavor, reinterpret_cast<thread_state_t>(const_cast<FPU *>(&fpu)), in DoWriteFPU()
|
| H A D | RegisterContextMach_i386.h | 24 int DoReadFPU(lldb::tid_t tid, int flavor, FPU &fpu) override;
30 int DoWriteFPU(lldb::tid_t tid, int flavor, const FPU &fpu) override;
|
| H A D | RegisterContextMach_x86_64.h | 25 int DoReadFPU(lldb::tid_t tid, int flavor, FPU &fpu) override;
31 int DoWriteFPU(lldb::tid_t tid, int flavor, const FPU &fpu) override;
|
| H A D | RegisterContextMach_arm.h | 24 int DoReadFPU(lldb::tid_t tid, int flavor, FPU &fpu) override;
32 int DoWriteFPU(lldb::tid_t tid, int flavor, const FPU &fpu) override;
|
| H A D | RegisterInfoPOSIX_arm64.cpp | 25 (LLVM_EXTENSION offsetof(RegisterInfoPOSIX_arm64::FPU, reg) + \
49 sizeof(RegisterInfoPOSIX_arm64::FPU))
53 sizeof(RegisterInfoPOSIX_arm64::FPU) + \
66 sizeof(RegisterInfoPOSIX_arm64::FPU) + \
285 return sizeof(struct RegisterInfoPOSIX_arm64::FPU);
|
| H A D | RegisterContextDarwin_i386.cpp | 133 (LLVM_EXTENSION offsetof(RegisterContextDarwin_i386::FPU, reg) + \
138 sizeof(RegisterContextDarwin_i386::FPU))
148 #reg, NULL, sizeof(((RegisterContextDarwin_i386::FPU *) NULL)->reg), \
152 sizeof(((RegisterContextDarwin_i386::FPU *) NULL)->reg[i].bytes), \
164 sizeof(RegisterContextDarwin_i386::FPU) + \
|
| /freebsd/sys/contrib/openzfs/config/ |
| H A D | kernel-fpu.m4 | 2 dnl # Handle differences in kernel FPU code.
11 dnl # 5.0: Wrappers have been introduced to save/restore the FPU state.
100 [kernel exports FPU functions])
112 [kernel exports FPU functions])
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMELFStreamer.cpp | 97 void emitFPU(ARM::FPUKind FPU) override;
251 void ARMTargetAsmStreamer::emitFPU(ARM::FPUKind FPU) { in emitFPU() argument
252 OS << "\t.fpu\t" << ARM::getFPUName(FPU) << "\n"; in emitFPU()
385 ARM::FPUKind FPU = ARM::FK_INVALID; member in __anonf150d5940111::ARMTargetELFStreamer
417 void emitFPU(ARM::FPUKind FPU) override;
924 void ARMTargetELFStreamer::emitFPU(ARM::FPUKind Value) { FPU = Value; } in emitFPU()
929 switch (FPU) { in emitFPUDefaultAttributes()
1036 report_fatal_error("Unknown FPU: " + Twine(FPU)); in emitFPUDefaultAttributes()
1044 if (FPU != ARM::FK_INVALID) in finishAttributeSection()
1074 FPU = ARM::FK_INVALID; in finishAttributeSection()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68k.td | 42 "Is M68881 (FPU) ISA supported">;
46 "Is M68882 (FPU) ISA supported",
|
| /freebsd/contrib/llvm-project/llvm/lib/TargetParser/ |
| H A D | ARMTargetParser.cpp | 219 ARM::FPUKind ARM::parseFPU(StringRef FPU) { in parseFPU() argument
220 StringRef Syn = getFPUSynonym(FPU); in parseFPU()
234 StringRef ARM::getFPUSynonym(StringRef FPU) { in getFPUSynonym() argument
235 return StringSwitch<StringRef>(FPU) in getFPUSynonym()
248 .Default(FPU); in getFPUSynonym()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsRegisterInfo.td | 49 // Mips 32-bit FPU Registers
52 // Mips 64-bit (aliased) FPU Registers
156 /// Mips Single point precision FPU Registers
164 /// Mips Double point precision FPU Registers (aliased
171 /// Mips Double point precision FPU Registers in MFP64 mode.
177 /// MSA and FPU cannot both be present unless the FPU has 64-bit registers
430 // MIPS32r6/MIPS64r6 store FPU condition codes in normal FGR registers.
|
| /freebsd/contrib/file/magic/Magdir/ |
| H A D | olf | 63 >>36 lelong 1 MathCoPro/FPU/MAU Required
98 >>36 belong 1 MathCoPro/FPU/MAU Required
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCScheduleP8.td | 155 // Instructions of FPU pipeline
|