| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCFrameLowering.cpp | 391 unsigned FPReg = is31 ? PPC::R31 : PPC::R1; in replaceFPWithRealFP() local
396 unsigned BPReg = HasBP ? (unsigned) RegInfo->getBaseRegister(MF) : FPReg; in replaceFPWithRealFP()
408 MO.setReg(FPReg); in replaceFPWithRealFP()
654 Register FPReg = isPPC64 ? PPC::X31 : PPC::R31; in emitPrologue() local
826 .addReg(FPReg) in emitPrologue()
1019 .addReg(FPReg, RegState::Kill) // Save FP. in emitPrologue()
1057 .addReg(FPReg) in emitPrologue()
1082 .addReg(FPReg) in emitPrologue()
1128 unsigned Reg = MRI->getDwarfRegNum(FPReg, true); in emitPrologue()
1165 BuildMI(MBB, MBBI, dl, OrInst, FPReg) in emitPrologue()
[all …]
|
| H A D | PPCFastISel.cpp | 1125 unsigned FPReg = PPCMoveToFPReg(SrcVT, SrcReg, IsSigned); in SelectIToFP() local
1126 if (FPReg == 0) in SelectIToFP()
1141 .addReg(FPReg); in SelectIToFP()
|
| /freebsd/contrib/llvm-project/lldb/source/Plugins/Process/Utility/ |
| H A D | RegisterContextWindows_x86_64.cpp | 72 } FPReg; typedef
75 (sizeof(GPR) + LLVM_EXTENSION offsetof(FPReg, regname))
79 #reg, NULL, sizeof(((FPReg *)nullptr)->reg), FPR_OFFSET(reg), \
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYFrameLowering.cpp | 88 Register FPReg = getFPReg(STI); in emitPrologue() local
151 BuildMI(MBB, MBBI, DL, TII->get(TargetOpcode::COPY), FPReg) in emitPrologue()
157 nullptr, RI->getDwarfRegNum(FPReg, true))); in emitPrologue()
228 Register FPReg = getFPReg(STI); in emitEpilogue() local
263 .addReg(FPReg) in emitEpilogue()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMELFStreamer.cpp | 722 unsigned FPReg; // Frame pointer register member in __anonf150d5940111::ARMELFStreamer
1183 FPReg = ARM::SP; in EHReset()
1285 UnwindOpAsm.EmitSetSP(MRI->getEncodingValue(FPReg)); in FlushUnwindOpcodes()
1353 assert((NewSPReg == ARM::SP || NewSPReg == FPReg) && in emitSetFP()
1357 FPReg = NewFPReg; in emitSetFP()
1368 assert(FPReg == ARM::SP && "current FP must be SP"); in emitMovSP()
1372 FPReg = Reg; in emitMovSP()
1376 UnwindOpAsm.EmitSetSP(MRI->getEncodingValue(FPReg)); in emitMovSP()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | Thumb1FrameLowering.cpp | 1096 Register FPReg = RegInfo->getFrameRegister(MF); in spillCalleeSavedRegisters() local
1100 bool NeedsFrameRecordPush = hasFP(MF) && ARM::hGPRRegClass.contains(FPReg); in spillCalleeSavedRegisters()
1106 if (NeedsFrameRecordPush && (Reg == FPReg || Reg == ARM::LR)) in spillCalleeSavedRegisters()
1120 !MF.getRegInfo().isLiveIn(Reg) && !(hasFP(MF) && Reg == FPReg)) in spillCalleeSavedRegisters()
1143 Register FPReg = RegInfo->getFrameRegister(MF); in restoreCalleeSavedRegisters() local
1147 bool NeedsFrameRecordPop = hasFP(MF) && ARM::hGPRRegClass.contains(FPReg); in restoreCalleeSavedRegisters()
1153 if (NeedsFrameRecordPop && (Reg == FPReg || Reg == ARM::LR)) in restoreCalleeSavedRegisters()
1168 if ((ARM::tGPRRegClass.contains(Reg)) && !(hasFP(MF) && Reg == FPReg)) in restoreCalleeSavedRegisters()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64AsmBackend.cpp | 650 unsigned FPReg = *MRI.getLLVMRegNum(FPPush.getRegister(), true); in generateCompactUnwindEncoding() local
653 FPReg = getXRegFromWReg(FPReg); in generateCompactUnwindEncoding()
655 if (LRReg != AArch64::LR || FPReg != AArch64::FP) in generateCompactUnwindEncoding()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FloatingPoint.cpp | 1677 unsigned FPReg = getFPReg(Op); in handleSpecialFP() local
1683 FPKills |= 1U << FPReg; in handleSpecialFP()
1707 unsigned FPReg = getFPReg(Op); in handleSpecialFP() local
1711 Op.setReg(getSTReg(FPReg)); in handleSpecialFP()
1714 Op.setReg(X86::ST0 + FPReg); in handleSpecialFP()
1731 unsigned FPReg = llvm::countr_zero(FPKills); in handleSpecialFP() local
1732 if (isLive(FPReg)) in handleSpecialFP()
1733 freeStackSlotAfter(Inst, FPReg); in handleSpecialFP()
1734 FPKills &= ~(1U << FPReg); in handleSpecialFP()
|
| H A D | X86FrameLowering.cpp | 2843 Register FPReg = TRI->getFrameRegister(MF); in assignCalleeSavedSpillSlots() local
2845 if (TRI->regsOverlap(CSI[i].getReg(), FPReg)) { in assignCalleeSavedSpillSlots()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchFrameLowering.cpp | 190 Register FPReg = LoongArch::R22; in emitPrologue() local
245 adjustReg(MBB, MBBI, DL, FPReg, SPReg, in emitPrologue()
251 MCCFIInstruction::cfiDefCfa(nullptr, RI->getDwarfRegNum(FPReg, true), in emitPrologue()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVFrameLowering.cpp | 533 Register FPReg = getFPReg(STI); in emitPrologue() local
663 if (STI.isRegisterReservedByUser(FPReg)) in emitPrologue()
667 assert(MF.getRegInfo().isReserved(FPReg) && "FP not reserved"); in emitPrologue()
669 RI->adjustReg(MBB, MBBI, DL, FPReg, SPReg, in emitPrologue()
675 nullptr, RI->getDwarfRegNum(FPReg, true), RVFI->getVarArgsSaveSize())); in emitPrologue()
763 Register FPReg = getFPReg(STI); in emitEpilogue() local
816 RI->adjustReg(MBB, LastFrameDestroy, DL, SPReg, FPReg, in emitEpilogue()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kFrameLowering.cpp | 817 Register FPReg = TRI->getFrameRegister(MF); in assignCalleeSavedSpillSlots() local
819 if (TRI->regsOverlap(CSI[i].getReg(), FPReg)) { in assignCalleeSavedSpillSlots()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIFrameLowering.cpp | 694 Register FPReg = MFI->getFrameOffsetReg(); in emitEntryFunctionPrologue() local
695 assert(FPReg != AMDGPU::FP_REG); in emitEntryFunctionPrologue()
696 BuildMI(MBB, I, DL, TII->get(AMDGPU::S_MOV_B32), FPReg).addImm(0); in emitEntryFunctionPrologue()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/ |
| H A D | ARMAsmParser.cpp | 116 int FPReg; member in __anon6be9c9a00111::UnwindContext
119 UnwindContext(MCAsmParser &P) : Parser(P), FPReg(ARM::SP) {} in UnwindContext()
135 void saveFPReg(int Reg) { FPReg = Reg; } in saveFPReg()
136 int getFPReg() const { return FPReg; } in getFPReg()
175 FPReg = ARM::SP; in reset()
12080 int FPReg = tryParseRegister(); in parseDirectiveSetFP() local
12082 if (check(FPReg == -1, FPRegLoc, "frame pointer register expected") || in parseDirectiveSetFP()
12095 UC.saveFPReg(FPReg); in parseDirectiveSetFP()
12119 getTargetStreamer().emitSetFP(static_cast<unsigned>(FPReg), in parseDirectiveSetFP()
|