| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 1020 FMAXNUM_IEEE, enumerator
|
| H A D | TargetLowering.h | 2907 case ISD::FMAXNUM_IEEE: in isCommutativeBinOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 201 case ISD::FMAXNUM_IEEE: return "fmaxnum_ieee"; in getOperationName()
|
| H A D | LegalizeVectorOps.cpp | 397 case ISD::FMAXNUM_IEEE: in LegalizeOp()
|
| H A D | LegalizeVectorTypes.cpp | 150 case ISD::FMAXNUM_IEEE: in ScalarizeVectorResult()
1251 case ISD::FMAXNUM_IEEE: in SplitVectorResult()
4385 case ISD::FMAXNUM_IEEE: in WidenVectorResult()
|
| H A D | LegalizeFloatTypes.cpp | 2632 case ISD::FMAXNUM_IEEE: in PromoteFloatResult()
|
| H A D | DAGCombiner.cpp | 6119 ? ISD::FMAXNUM_IEEE in getMinMaxOpcodeForFP()
6146 ? ISD::FMAXNUM_IEEE in getMinMaxOpcodeForFP()
6192 bool isFMAXNUMFMINNUM_IEEE = TLI.isOperationLegal(ISD::FMAXNUM_IEEE, OpVT) && in foldAndOrOfSETCC()
11252 unsigned IEEEOpcode = (LHS == True) ? ISD::FMINNUM_IEEE : ISD::FMAXNUM_IEEE; in combineMinNumMaxNumImpl()
11267 unsigned IEEEOpcode = (LHS == True) ? ISD::FMAXNUM_IEEE : ISD::FMINNUM_IEEE; in combineMinNumMaxNumImpl()
|
| H A D | TargetLowering.cpp | 8421 ISD::FMINNUM_IEEE : ISD::FMAXNUM_IEEE; in expandFMINNUM_FMAXNUM()
8484 unsigned CompOpcIeee = IsMax ? ISD::FMAXNUM_IEEE : ISD::FMINNUM_IEEE; in expandFMINIMUM_FMAXIMUM()
|
| H A D | SelectionDAG.cpp | 5468 case ISD::FMAXNUM_IEEE: { in isKnownNeverNaN()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 525 setOperationAction({ISD::FMINNUM_IEEE, ISD::FMAXNUM_IEEE}, in SITargetLowering()
753 setOperationAction({ISD::FMAXNUM_IEEE, ISD::FMINNUM_IEEE}, MVT::f16, Legal); in SITargetLowering()
755 setOperationAction({ISD::FMINNUM_IEEE, ISD::FMAXNUM_IEEE}, in SITargetLowering()
780 ISD::FMAXNUM_IEEE, ISD::FCANONICALIZE}, in SITargetLowering()
902 ISD::FMAXNUM_IEEE, in SITargetLowering()
5855 case ISD::FMAXNUM_IEEE: in LowerOperation()
12691 case ISD::FMAXNUM_IEEE: in isCanonicalized()
13024 case ISD::FMAXNUM_IEEE: in minMaxOpcToMin3Max3Opc()
13155 case ISD::FMAXNUM_IEEE: in supportsMin3Max3()
13239 (Opc == ISD::FMINNUM_IEEE && Op0.getOpcode() == ISD::FMAXNUM_IEEE) || in performMinMaxCombine()
[all …]
|
| H A D | AMDGPUISelLowering.cpp | 655 case ISD::FMAXNUM_IEEE: in fnegFoldsIntoOpcode()
4707 case ISD::FMAXNUM_IEEE: in inverseMinMax()
4710 return ISD::FMAXNUM_IEEE; in inverseMinMax()
4836 case ISD::FMAXNUM_IEEE: in performFNegCombine()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | GenericOpcodes.td | 818 // FMINNUM_IEEE/FMAXNUM_IEEE - Perform floating-point minimumNumber or
844 // as less than 0.0. While FMINNUM_IEEE/FMAXNUM_IEEE follow IEEE 754-2008
|
| H A D | TargetSelectionDAG.td | 515 def fmaxnum_ieee : SDNode<"ISD::FMAXNUM_IEEE", SDTFPBinOp,
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 714 ISD::FMINNUM_IEEE, ISD::FMAXNUM_IEEE, in initActions()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 366 setOperationAction(ISD::FMAXNUM_IEEE, MVT::f32, Legal); in MipsTargetLowering()
370 setOperationAction(ISD::FMAXNUM_IEEE, MVT::f64, Legal); in MipsTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 174 setOperationAction(ISD::FMAXNUM_IEEE, MVT::f32, Legal); in LoongArchTargetLowering()
213 setOperationAction(ISD::FMAXNUM_IEEE, MVT::f64, Legal); in LoongArchTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 769 setOperationAction(ISD::FMAXNUM_IEEE, MVT::f64, Legal); in PPCTargetLowering()
770 setOperationAction(ISD::FMAXNUM_IEEE, MVT::f32, Legal); in PPCTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 44957 case ISD::FMAXNUM_IEEE: in scalarizeExtEltFP()
|