Home
last modified time | relevance | path

Searched refs:FMAXNUM (Results 1 – 25 of 33) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86TargetTransformInfo.cpp3697 { ISD::FMAXNUM, MVT::f32, { 2, 2, 3, 3 } }, in getIntrinsicInstrCost()
3698 { ISD::FMAXNUM, MVT::v4f32, { 1, 1, 3, 3 } }, in getIntrinsicInstrCost()
3699 { ISD::FMAXNUM, MVT::v8f32, { 2, 2, 3, 3 } }, in getIntrinsicInstrCost()
3700 { ISD::FMAXNUM, MVT::v16f32, { 4, 4, 3, 3 } }, in getIntrinsicInstrCost()
3701 { ISD::FMAXNUM, MVT::f64, { 2, 2, 3, 3 } }, in getIntrinsicInstrCost()
3702 { ISD::FMAXNUM, MVT::v2f64, { 1, 1, 3, 3 } }, in getIntrinsicInstrCost()
3703 { ISD::FMAXNUM, MVT::v4f64, { 2, 2, 3, 3 } }, in getIntrinsicInstrCost()
3704 { ISD::FMAXNUM, MVT::v8f64, { 3, 3, 3, 3 } }, in getIntrinsicInstrCost()
3830 { ISD::FMAXNUM, MVT::f32, { 2, 7, 3, 5 } }, // MAXSS + CMPUNORDSS + BLENDVPS in getIntrinsicInstrCost()
3831 { ISD::FMAXNUM, MVT::v4f32, { 2, 7, 3, 5 } }, // MAXPS + CMPUNORDPS + BLENDVPS in getIntrinsicInstrCost()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DConstrainedOps.def89 DAG_FUNCTION(maxnum, 2, 0, experimental_constrained_maxnum, FMAXNUM)
H A DVPIntrinsics.def413 VP_PROPERTY_FUNCTIONAL_SDOPC(FMAXNUM)
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h1007 FMAXNUM, enumerator
H A DBasicTTIImpl.h2028 ISD = ISD::FMAXNUM; in getTypeBasedIntrinsicInstrCost()
H A DTargetLowering.h2905 case ISD::FMAXNUM: in isCommutativeBinOp()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp198 case ISD::FMAXNUM: return "fmaxnum"; in getOperationName()
H A DLegalizeVectorOps.cpp395 case ISD::FMAXNUM: in LegalizeOp()
1009 case ISD::FMAXNUM: in Expand()
H A DLegalizeFloatTypes.cpp76 case ISD::FMAXNUM: R = SoftenFloatRes_FMAXNUM(N); break; in SoftenFloatResult()
1406 case ISD::FMAXNUM: ExpandFloatRes_FMAXNUM(N, Lo, Hi); break; in ExpandFloatResult()
2630 case ISD::FMAXNUM: in PromoteFloatResult()
3072 case ISD::FMAXNUM: in SoftPromoteHalfResult()
H A DSelectionDAG.cpp468 return ISD::FMAXNUM; in getVecReduceBaseOpcode()
5461 case ISD::FMAXNUM: { in isKnownNeverNaN()
6795 case ISD::FMAXNUM: in foldConstantFPMath()
11932 case ISD::FMAXNUM: { in isNeutralConstant()
11941 if (Opcode == ISD::FMAXNUM) in isNeutralConstant()
13177 case ISD::FMAXNUM: { in getNeutralElement()
13183 if (Opcode == ISD::FMAXNUM) in getNeutralElement()
H A DSelectionDAGBuilder.cpp3760 case SPNB_RETURNS_OTHER: Opc = ISD::FMAXNUM; break; in visitSelect()
3762 if (TLI.isOperationLegalOrCustom(ISD::FMAXNUM, VT) || in visitSelect()
3764 TLI.isOperationLegalOrCustom(ISD::FMAXNUM, VT.getScalarType()))) in visitSelect()
3765 Opc = ISD::FMAXNUM; in visitSelect()
6869 setValue(&I, DAG.getNode(ISD::FMAXNUM, sdl, in visitIntrinsicCall()
9257 if (visitBinaryFloatCall(I, ISD::FMAXNUM)) in visitCall()
H A DLegalizeDAG.cpp3633 case ISD::FMAXNUM: { in ExpandNode()
4507 case ISD::FMAXNUM: in ConvertNodeToLibcall()
5435 case ISD::FMAXNUM: in PromoteNode()
H A DLegalizeVectorTypes.cpp148 case ISD::FMAXNUM: in ScalarizeVectorResult()
1250 case ISD::FMAXNUM: in SplitVectorResult()
4384 case ISD::FMAXNUM: in WidenVectorResult()
H A DTargetLowering.cpp8397 assert((Opcode == ISD::FMINNUM || Opcode == ISD::FMAXNUM || in createSelectForFMINNUM_FMAXNUM()
8485 unsigned CompOpc = IsMax ? ISD::FMAXNUM : ISD::FMINNUM; in expandFMINIMUM_FMAXIMUM()
11179 isOperationLegal(ISD::FMAXNUM, SrcVT); in expandFP_TO_INT_SAT()
11184 Clamped = DAG.getNode(ISD::FMAXNUM, dl, SrcVT, Clamped, MinFloatNode); in expandFP_TO_INT_SAT()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp210 ISD::FREM, ISD::FMA, ISD::FMINNUM, ISD::FMAXNUM, in SITargetLowering()
519 setOperationAction({ISD::FMINNUM, ISD::FMAXNUM}, {MVT::f32, MVT::f64}, in SITargetLowering()
752 setOperationAction({ISD::FMAXNUM, ISD::FMINNUM}, MVT::f16, Custom); in SITargetLowering()
759 setOperationAction({ISD::FMINNUM, ISD::FMAXNUM}, in SITargetLowering()
804 setOperationAction({ISD::FMAXNUM, ISD::FMINNUM}, {MVT::v2f16, MVT::v4f16}, in SITargetLowering()
900 ISD::FMAXNUM, in SITargetLowering()
5833 case ISD::FMAXNUM: in LowerOperation()
8469 return DAG.getNode(ISD::FMAXNUM, DL, VT, Tmp, in LowerINTRINSIC_WO_CHAIN()
12689 case ISD::FMAXNUM: in isCanonicalized()
13023 case ISD::FMAXNUM: in minMaxOpcToMin3Max3Opc()
[all …]
H A DAMDGPUISelLowering.cpp395 ISD::FROUNDEVEN, ISD::FTRUNC, ISD::FMINNUM, ISD::FMAXNUM}, in AMDGPUTargetLowering()
530 {ISD::FABS, ISD::FMINNUM, ISD::FMAXNUM, in AMDGPUTargetLowering()
653 case ISD::FMAXNUM: in fnegFoldsIntoOpcode()
4703 case ISD::FMAXNUM: in inverseMinMax()
4706 return ISD::FMAXNUM; in inverseMinMax()
4834 case ISD::FMAXNUM: in performFNegCombine()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DGenericOpcodes.td797 // FMINNUM/FMAXNUM - Perform floating-point minimum or maximum on two
820 // differs from FMINNUM/FMAXNUM in the handling of signaling NaNs, and
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1506 // FLOG, FLOG2, FLOG10, FMAXNUM, FMINNUM, FNEARBYINT, FRINT, FROUND, TRAP, in HexagonTargetLowering()
1658 ISD::FMINNUM, ISD::FMAXNUM, ISD::FSINCOS, ISD::FLDEXP, in HexagonTargetLowering()
1791 setOperationAction(ISD::FMAXNUM, MVT::f32, Legal); in HexagonTargetLowering()
1840 setOperationAction(ISD::FMAXNUM, MVT::f64, Legal); in HexagonTargetLowering()
H A DHexagonISelLoweringHVX.cpp131 setOperationAction(ISD::FMAXNUM, T, Legal); in initializeHVXLowering()
168 setOperationAction(ISD::FMAXNUM, P, Custom); in initializeHVXLowering()
3170 case ISD::FMAXNUM: in LowerHvxOperation()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp713 ISD::FMINNUM, ISD::FMAXNUM, in initActions()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp626 setOperationAction(ISD::FMAXNUM, MVT::f64, Legal); in SystemZTargetLowering()
631 setOperationAction(ISD::FMAXNUM, MVT::v2f64, Legal); in SystemZTargetLowering()
636 setOperationAction(ISD::FMAXNUM, MVT::f32, Legal); in SystemZTargetLowering()
641 setOperationAction(ISD::FMAXNUM, MVT::v4f32, Legal); in SystemZTargetLowering()
646 setOperationAction(ISD::FMAXNUM, MVT::f128, Legal); in SystemZTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp430 ISD::FMINNUM, ISD::FMAXNUM, ISD::LRINT, in RISCVTargetLowering()
454 ISD::FMINNUM, ISD::FMAXNUM, ISD::FADD, in RISCVTargetLowering()
947 ISD::FMINNUM, ISD::FMAXNUM, ISD::FADD, ISD::FSUB, in RISCVTargetLowering()
982 setOperationAction({ISD::FMINNUM, ISD::FMAXNUM}, VT, Legal); in RISCVTargetLowering()
1370 ISD::FMA, ISD::FMINNUM, ISD::FMAXNUM, in RISCVTargetLowering()
1477 setTargetDAGCombine({ISD::FADD, ISD::FMAXNUM, ISD::FMINNUM}); in RISCVTargetLowering()
6076 case ISD::FMAXNUM: in getRISCVVLOp()
7021 case ISD::FMAXNUM: in LowerOperation()
13067 case ISD::FMAXNUM: in combineBinOpToReduce()
16839 case ISD::FMAXNUM in PerformDAGCombine()
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp366 setOperationAction(ISD::FMAXNUM, VT, Legal); in addMVEVectorTypes()
798 setOperationAction(ISD::FMAXNUM, MVT::f16, Legal); in ARMTargetLowering()
1518 setOperationAction(ISD::FMAXNUM, MVT::f32, Legal); in ARMTargetLowering()
1521 setOperationAction(ISD::FMAXNUM, MVT::v2f32, Legal); in ARMTargetLowering()
1523 setOperationAction(ISD::FMAXNUM, MVT::v4f32, Legal); in ARMTargetLowering()
1534 setOperationAction(ISD::FMAXNUM, MVT::f64, Legal); in ARMTargetLowering()
1572 setOperationAction(ISD::FMAXNUM, MVT::v4f16, Legal); in ARMTargetLowering()
1574 setOperationAction(ISD::FMAXNUM, MVT::v8f16, Legal); in ARMTargetLowering()
4217 ? ISD::FMINNUM : ISD::FMAXNUM; in LowerINTRINSIC_WO_CHAIN()
10305 case ISD::VECREDUCE_FMAX: BaseOpcode = ISD::FMAXNUM; break; in LowerVecReduce()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp368 setOperationAction(ISD::FMAXNUM, MVT::f32, Expand); in MipsTargetLowering()
372 setOperationAction(ISD::FMAXNUM, MVT::f64, Expand); in MipsTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEISelLowering.cpp259 setOperationAction({ISD::FMAXNUM, ISD::FMINNUM}, VT, Legal); in initSPUActions()

12