Home
last modified time | relevance | path

Searched refs:FCVT_WU_RV64 (Results 1 – 3 of 3) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h118 FCVT_WU_RV64, enumerator
H A DRISCVInstrInfoF.td48 : SDNode<"RISCVISD::FCVT_WU_RV64", SDT_RISCVFCVT_W_RV64>;
H A DRISCVISelLowering.cpp2928 Opc = IsSigned ? RISCVISD::FCVT_W_RV64 : RISCVISD::FCVT_WU_RV64; in lowerFP_TO_INT_SAT()
2938 if (Opc == RISCVISD::FCVT_WU_RV64) in lowerFP_TO_INT_SAT()
12232 unsigned Opc = IsSigned ? RISCVISD::FCVT_W_RV64 : RISCVISD::FCVT_WU_RV64; in ReplaceNodeResults()
15370 Opc = IsSigned ? RISCVISD::FCVT_W_RV64 : RISCVISD::FCVT_WU_RV64; in performFP_TO_INTCombine()
15423 Opc = IsSigned ? RISCVISD::FCVT_W_RV64 : RISCVISD::FCVT_WU_RV64; in performFP_TO_INT_SATCombine()
15436 if (Opc == RISCVISD::FCVT_WU_RV64) in performFP_TO_INT_SATCombine()
17984 case RISCVISD::FCVT_WU_RV64: in ComputeNumSignBitsForTargetNode()
20411 NODE_NAME_CASE(FCVT_WU_RV64) in getTargetNodeName()