Searched refs:ExtendOpc (Results 1 – 3 of 3) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.h | 984 unsigned ExtendOpc) const;
|
H A D | RISCVISelLowering.cpp | 8150 SDValue Op, SelectionDAG &DAG, unsigned ExtendOpc) const { in lowerFixedLengthVectorExtendToRVV() 8171 SDValue Ext = DAG.getNode(ExtendOpc, DL, ContainerExtVT, Op1, Mask, VL); in lowerFixedLengthVectorExtendToRVV()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 4009 unsigned ExtendOpc = IsSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in getAArch64XALUOOp() local 4010 LHS = DAG.getNode(ExtendOpc, DL, MVT::i64, LHS); in getAArch64XALUOOp() 4011 RHS = DAG.getNode(ExtendOpc, DL, MVT::i64, RHS); in getAArch64XALUOOp() 27462 unsigned ExtendOpc = Signed ? AArch64ISD::SUNPKLO : AArch64ISD::UUNPKLO; in LowerFixedLengthVectorIntExtendToSVE() local 27469 Val = DAG.getNode(ExtendOpc, DL, MVT::nxv8i16, Val); in LowerFixedLengthVectorIntExtendToSVE() 27474 Val = DAG.getNode(ExtendOpc, DL, MVT::nxv4i32, Val); in LowerFixedLengthVectorIntExtendToSVE() 27479 Val = DAG.getNode(ExtendOpc, DL, MVT::nxv2i64, Val); in LowerFixedLengthVectorIntExtendToSVE()
|