Home
last modified time | relevance | path

Searched refs:ExtType (Results 1 – 25 of 54) sorted by relevance

123

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonBitTracker.h61 struct ExtType { struct
64 ExtType() = default;
65 ExtType(char t, uint16_t w) : Type(t), Width(w) {} in ExtType() function
71 using RegExtMap = DenseMap<unsigned, ExtType>;
H A DHexagonBitTracker.cpp83 VRX.insert(std::make_pair(InVirtReg, ExtType(ExtType::SExt, Width))); in HexagonEvaluator()
85 VRX.insert(std::make_pair(InVirtReg, ExtType(ExtType::ZExt, Width))); in HexagonEvaluator()
1241 if (F->second.Type == ExtType::SExt) in evaluateFormalCopy()
1243 else if (F->second.Type == ExtType::ZExt) in evaluateFormalCopy()
H A DHexagonISelDAGToDAG.cpp86 ISD::LoadExtType ExtType = LD->getExtensionType(); in INITIALIZE_PASS() local
87 bool IsZeroExt = (ExtType == ISD::ZEXTLOAD || ExtType == ISD::EXTLOAD); in INITIALIZE_PASS()
141 auto getExt64 = [this,ExtType] (MachineSDNode *N, const SDLoc &dl) in INITIALIZE_PASS()
143 if (ExtType == ISD::ZEXTLOAD || ExtType == ISD::EXTLOAD) { in INITIALIZE_PASS()
148 if (ExtType == ISD::SEXTLOAD) in INITIALIZE_PASS()
159 if (ValueVT == MVT::i64 && ExtType != ISD::NON_EXTLOAD) { in INITIALIZE_PASS()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetLowering.h1439 LegalizeAction getLoadExtAction(unsigned ExtType, EVT ValVT, in getLoadExtAction() argument
1444 assert(ExtType < ISD::LAST_LOADEXT_TYPE && ValI < MVT::VALUETYPE_SIZE && in getLoadExtAction()
1446 unsigned Shift = 4 * ExtType; in getLoadExtAction()
1451 bool isLoadExtLegal(unsigned ExtType, EVT ValVT, EVT MemVT) const { in isLoadExtLegal() argument
1452 return getLoadExtAction(ExtType, ValVT, MemVT) == Legal; in isLoadExtLegal()
1457 bool isLoadExtLegalOrCustom(unsigned ExtType, EVT ValVT, EVT MemVT) const { in isLoadExtLegalOrCustom() argument
1458 return getLoadExtAction(ExtType, ValVT, MemVT) == Legal || in isLoadExtLegalOrCustom()
1459 getLoadExtAction(ExtType, ValVT, MemVT) == Custom; in isLoadExtLegalOrCustom()
1463 LegalizeAction getAtomicLoadExtAction(unsigned ExtType, EVT ValVT, in getAtomicLoadExtAction() argument
1468 assert(ExtType < ISD::LAST_LOADEXT_TYPE && ValI < MVT::VALUETYPE_SIZE && in getAtomicLoadExtAction()
[all …]
H A DSelectionDAG.h1373 getExtLoad(ISD::LoadExtType ExtType, const SDLoc &dl, EVT VT, SDValue Chain,
1378 SDValue getExtLoad(ISD::LoadExtType ExtType, const SDLoc &dl, EVT VT,
1383 SDValue getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, EVT VT,
1390 ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, EVT VT, const SDLoc &dl,
1396 return getLoad(AM, ExtType, VT, dl, Chain, Ptr, Offset, PtrInfo, MemVT,
1400 SDValue getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, EVT VT,
1445 SDValue getLoadVP(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, EVT VT,
1452 getLoadVP(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, EVT VT,
1460 return getLoadVP(AM, ExtType, VT, dl, Chain, Ptr, Offset, Mask, EVL,
1464 SDValue getLoadVP(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, EVT VT,
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrFragments.td503 ISD::LoadExtType ExtType = LD->getExtensionType();
504 return ExtType == ISD::NON_EXTLOAD || ExtType == ISD::EXTLOAD ||
505 ExtType == ISD::ZEXTLOAD;
512 ISD::LoadExtType ExtType = LD->getExtensionType();
513 if (ExtType == ISD::NON_EXTLOAD)
515 if (ExtType == ISD::EXTLOAD && EnablePromoteAnyextLoad)
522 ISD::LoadExtType ExtType = LD->getExtensionType();
523 if (ExtType == ISD::NON_EXTLOAD)
525 if (ExtType == ISD::EXTLOAD && EnablePromoteAnyextLoad)
578 ISD::LoadExtType ExtType = LD->getExtensionType();
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kInstrInfo.td526 ISD::LoadExtType ExtType = LD->getExtensionType();
527 if (ExtType == ISD::NON_EXTLOAD)
529 if (ExtType == ISD::EXTLOAD)
536 ISD::LoadExtType ExtType = LD->getExtensionType();
537 if (ExtType == ISD::NON_EXTLOAD)
539 if (ExtType == ISD::EXTLOAD)
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64InstPrinter.cpp1276 AArch64_AM::ShiftExtendType ExtType = AArch64_AM::getArithExtendType(Val); in printArithExtend()
1282 if (ExtType == AArch64_AM::UXTW || ExtType == AArch64_AM::UXTX) { in printArithExtend()
1286 ExtType == AArch64_AM::UXTX) || in printMemExtendImpl()
1288 ExtType == AArch64_AM::UXTW) ) { in printMemExtendImpl()
1296 O << ", " << AArch64_AM::getShiftExtendName(ExtType); in printMemExtendImpl()
1263 AArch64_AM::ShiftExtendType ExtType = AArch64_AM::getArithExtendType(Val); printArithExtend() local
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp2031 ISD::LoadExtType ExtType = LD->getExtensionType(); in SplitVecRes_LOAD() local
2050 Lo = DAG.getLoad(ISD::UNINDEXED, ExtType, LoVT, dl, Ch, Ptr, Offset, in SplitVecRes_LOAD()
2057 Hi = DAG.getLoad(ISD::UNINDEXED, ExtType, HiVT, dl, Ch, Ptr, Offset, MPI, in SplitVecRes_LOAD()
2077 ISD::LoadExtType ExtType = LD->getExtensionType(); in SplitVecRes_VP_LOAD() local
2113 DAG.getLoadVP(LD->getAddressingMode(), ExtType, LoVT, dl, Ch, Ptr, Offset, in SplitVecRes_VP_LOAD()
2136 Hi = DAG.getLoadVP(LD->getAddressingMode(), ExtType, HiVT, dl, Ch, Ptr, in SplitVecRes_VP_LOAD()
2246 ISD::LoadExtType ExtType = MLD->getExtensionType(); in SplitVecRes_MLOAD() local
2277 MMO, MLD->getAddressingMode(), ExtType, in SplitVecRes_MLOAD()
2301 HiMemVT, MMO, MLD->getAddressingMode(), ExtType, in SplitVecRes_MLOAD()
2372 ISD::LoadExtType ExtType = MGT->getExtensionType(); in SplitVecRes_Gather() local
[all …]
H A DLegalizeIntegerTypes.cpp946 ISD::LoadExtType ExtType = in PromoteIntRes_LOAD() local
949 SDValue Res = DAG.getExtLoad(ExtType, dl, NVT, N->getChain(), N->getBasePtr(), in PromoteIntRes_LOAD()
962 ISD::LoadExtType ExtType = N->getExtensionType(); in PromoteIntRes_MLOAD() local
963 if (ExtType == ISD::NON_EXTLOAD) in PromoteIntRes_MLOAD()
964 ExtType = ISD::EXTLOAD; in PromoteIntRes_MLOAD()
970 N->getAddressingMode(), ExtType, in PromoteIntRes_MLOAD()
984 ISD::LoadExtType ExtType = N->getExtensionType(); in PromoteIntRes_MGATHER() local
985 if (ExtType == ISD::NON_EXTLOAD) in PromoteIntRes_MGATHER()
986 ExtType = ISD::EXTLOAD; in PromoteIntRes_MGATHER()
994 ExtType); in PromoteIntRes_MGATHER()
[all …]
H A DSelectionDAG.cpp565 ISD::NodeType ISD::getExtForLoadExtType(bool IsFP, ISD::LoadExtType ExtType) { in getExtForLoadExtType() argument
566 switch (ExtType) { in getExtForLoadExtType()
5049 unsigned ExtType = LD->getExtensionType(); in ComputeNumSignBits() local
5050 switch (ExtType) { in ComputeNumSignBits()
8875 SDValue SelectionDAG::getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, in getLoad() argument
8896 return getLoad(AM, ExtType, VT, dl, Chain, Ptr, Offset, MemVT, MMO); in getLoad()
8899 SDValue SelectionDAG::getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, in getLoad() argument
8904 ExtType = ISD::NON_EXTLOAD; in getLoad()
8905 } else if (ExtType == ISD::NON_EXTLOAD) { in getLoad()
8930 dl.getIROrder(), VTs, AM, ExtType, MemVT, MMO)); in getLoad()
[all …]
H A DLegalizeDAG.cpp662 ISD::LoadExtType ExtType = LD->getExtensionType(); in LegalizeLoadOps() local
663 if (ExtType == ISD::NON_EXTLOAD) { in LegalizeLoadOps()
728 TLI.getLoadExtAction(ExtType, Node->getValueType(0), MVT::i1) == in LegalizeLoadOps()
740 ExtType == ISD::ZEXTLOAD ? ISD::ZEXTLOAD : ISD::EXTLOAD; in LegalizeLoadOps()
748 if (ExtType == ISD::SEXTLOAD) in LegalizeLoadOps()
753 else if (ExtType == ISD::ZEXTLOAD || NVT == Result.getValueType()) in LegalizeLoadOps()
790 Hi = DAG.getExtLoad(ExtType, dl, Node->getValueType(0), Chain, Ptr, in LegalizeLoadOps()
811 Hi = DAG.getExtLoad(ExtType, dl, Node->getValueType(0), Chain, Ptr, in LegalizeLoadOps()
841 switch (TLI.getLoadExtAction(ExtType, Node->getValueType(0), in LegalizeLoadOps()
876 TLI.isLoadExtLegal(ExtType, LoadVT, SrcVT))) { in LegalizeLoadOps()
[all …]
H A DLegalizeVectorOps.cpp289 ISD::LoadExtType ExtType = LD->getExtensionType(); in LegalizeOp() local
291 if (LoadedVT.isVector() && ExtType != ISD::NON_EXTLOAD) in LegalizeOp()
292 Action = TLI.getLoadExtAction(ExtType, LD->getValueType(0), LoadedVT); in LegalizeOp()
/freebsd/contrib/llvm-project/clang/lib/Serialization/
H A DASTCommon.cpp221 #define EXT_OPAQUE_TYPE(ExtType, Id, Ext) \ in TypeIdxFromBuiltin() argument
/freebsd/contrib/llvm-project/clang/lib/Index/
H A DUSRGeneration.cpp755 #define EXT_OPAQUE_TYPE(ExtType, Id, Ext) \ in VisitType() argument
757 Out << "@BT@" << #ExtType; break; in VisitType()
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVPreLegalizer.cpp93 SPIRVType *ExtType = in addConstantsToTrack() local
97 GR->getSPIRVTypeID(ExtType), false)); in addConstantsToTrack()
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelLowering.cpp273 ISD::LoadExtType ExtType; in unpackFromMemLoc() local
279 ExtType = ISD::NON_EXTLOAD; in unpackFromMemLoc()
283 ExtType, DL, LocVT, Chain, FIN, in unpackFromMemLoc()
/freebsd/contrib/llvm-project/clang/include/clang/Serialization/
H A DASTBitCodes.h1110 #define EXT_OPAQUE_TYPE(ExtType, Id, Ext) PREDEF_TYPE_##Id##_ID, argument
/freebsd/contrib/llvm-project/clang/lib/AST/
H A DNSAPI.cpp438 #define EXT_OPAQUE_TYPE(ExtType, Id, Ext) \ in getNSNumberFactoryMethodKind() argument
H A DTypeLoc.cpp413 #define EXT_OPAQUE_TYPE(ExtType, Id, Ext) \ in getWrittenTypeSpec() argument
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp1265 ISD::LoadExtType ExtType = Load->getExtensionType(); in lowerPrivateExtLoad() local
1302 if (ExtType == ISD::SEXTLOAD) { // ... ones. in lowerPrivateExtLoad()
1321 ISD::LoadExtType ExtType = LoadNode->getExtensionType(); in LowerLOAD() local
1324 ExtType != ISD::NON_EXTLOAD && MemVT.bitsLT(MVT::i32)) { in LowerLOAD()
H A DAMDGPUISelLowering.h219 ISD::LoadExtType ExtType,
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DCodeGenPrepare.cpp279 enum ExtType { enum
298 using TypeIsSExt = PointerIntPair<Type *, 2, ExtType>;
4379 ExtType ExtTy = IsSExt ? SignExtension : ZeroExtension; in addPromotedInst()
4401 ExtType ExtTy = IsSExt ? SignExtension : ZeroExtension; in getOrigType()
7445 Instruction::CastOps ExtType = Instruction::ZExt; in optimizeSwitchType() local
7448 ExtType = Instruction::SExt; in optimizeSwitchType()
7452 ExtType = Instruction::SExt; in optimizeSwitchType()
7454 ExtType = Instruction::ZExt; in optimizeSwitchType()
7457 auto *ExtInst = CastInst::Create(ExtType, Cond, NewType); in optimizeSwitchType()
7463 APInt WideConst = (ExtType == Instruction::ZExt) in optimizeSwitchType()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp92 AArch64_AM::ShiftExtendType ExtType = AArch64_AM::InvalidShiftExtend; member in __anon53fc71c20111::AArch64FastISel::Address
107 void setExtendType(AArch64_AM::ShiftExtendType E) { ExtType = E; } in setExtendType()
108 AArch64_AM::ShiftExtendType getExtendType() const { return ExtType; } in getExtendType()
218 unsigned RHSReg, AArch64_AM::ShiftExtendType ExtType,
1425 AArch64_AM::ShiftExtendType ExtType, in emitAddSub_rx() argument
1463 .addImm(getArithExtendImm(ExtType, ShiftImm)); in emitAddSub_rx()
/freebsd/contrib/llvm-project/clang/lib/CodeGen/
H A DCodeGenTypes.cpp492 #define EXT_OPAQUE_TYPE(ExtType, Id, Ext) \ in ConvertType() argument

123