| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LegalizationArtifactCombiner.h | 85 Register ExtSrc; in tryCombineAnyExt() local
88 m_all_of(m_MInstr(ExtMI), m_any_of(m_GAnyExt(m_Reg(ExtSrc)), in tryCombineAnyExt()
89 m_GSExt(m_Reg(ExtSrc)), in tryCombineAnyExt()
90 m_GZExt(m_Reg(ExtSrc)))))) { in tryCombineAnyExt()
91 Builder.buildInstr(ExtMI->getOpcode(), {DstReg}, {ExtSrc}); in tryCombineAnyExt()
229 Register ExtSrc; in tryCombineSExt() local
232 m_all_of(m_MInstr(ExtMI), m_any_of(m_GZExt(m_Reg(ExtSrc)), in tryCombineSExt()
233 m_GSExt(m_Reg(ExtSrc)))))) { in tryCombineSExt()
235 Builder.buildInstr(ExtMI->getOpcode(), {DstReg}, {ExtSrc}); in tryCombineSExt()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCalls.cpp | 2899 Value *ExtSrc; in visitCallInst() local
2900 if (match(II->getArgOperand(0), m_OneUse(m_FPExt(m_Value(ExtSrc))))) { in visitCallInst()
2902 Value *NarrowII = Builder.CreateUnaryIntrinsic(IID, ExtSrc, II); in visitCallInst()
2966 Value *ExtSrc; in visitCallInst() local
2967 if (match(Exp, m_ZExt(m_Value(ExtSrc))) && in visitCallInst()
2968 ExtSrc->getType()->getScalarSizeInBits() == 1) { in visitCallInst()
2970 Builder.CreateSelect(ExtSrc, ConstantFP::get(II->getType(), 2.0), in visitCallInst()
2974 if (match(Exp, m_SExt(m_Value(ExtSrc))) && in visitCallInst()
2975 ExtSrc->getType()->getScalarSizeInBits() == 1) { in visitCallInst()
2977 Builder.CreateSelect(ExtSrc, ConstantFP::get(II->getType(), 0.5), in visitCallInst()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstCombineIntrinsic.cpp | 1234 Value *ExtSrc; in instCombineIntrinsic() local
1237 match(Src0, m_ZExt(PatternMatch::m_Value(ExtSrc)))) || in instCombineIntrinsic()
1239 match(Src0, m_SExt(PatternMatch::m_Value(ExtSrc))))) && in instCombineIntrinsic()
1240 ExtSrc->getType()->isIntegerTy(1)) { in instCombineIntrinsic()
|
| H A D | AMDGPUISelDAGToDAG.cpp | 1871 SDValue ExtSrc = Op.getOperand(0); in matchZExtFromI32() local
1872 return (ExtSrc.getValueType() == MVT::i32) ? ExtSrc : SDValue(); in matchZExtFromI32()
|
| H A D | SIISelLowering.cpp | 13176 SDValue ExtSrc = RHS.getOperand(0); in performOrCombine() local
13177 EVT SrcVT = ExtSrc.getValueType(); in performOrCombine()
13181 SDValue LowOr = DAG.getNode(ISD::OR, SL, MVT::i32, LowLHS, ExtSrc); in performOrCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstructionSelector.cpp | |
| H A D | X86ISelDAGToDAG.cpp | 2445 SDValue ExtSrc = CurDAG->getNode(Opc, DL, VT, AddSrc); in matchIndexRecursively() local
2447 SDValue ExtAdd = CurDAG->getNode(ISD::ADD, DL, VT, ExtSrc, ExtVal); in matchIndexRecursively()
2448 insertDAGNode(*CurDAG, N, ExtSrc); in matchIndexRecursively()
2453 return ExtSrc; in matchIndexRecursively()
2495 SDValue ExtSrc = CurDAG->getNode(Opc, DL, VT, AddSrc); in matchIndexRecursively() local
2497 SDValue ExtAdd = CurDAG->getNode(SrcOpc, DL, VT, ExtSrc, ExtVal); in matchIndexRecursively()
2498 insertDAGNode(*CurDAG, N, ExtSrc); in matchIndexRecursively()
2503 return Res ? Res : ExtSrc; in matchIndexRecursively()
|
| H A D | X86TargetTransformInfo.cpp | 3279 Type *ExtSrc = Src->getWithNewBitWidth(32); in getCastInstrCost() local
3286 ExtCost = getCastInstrCost(ExtOpc, ExtSrc, Src, CCH, CostKind); in getCastInstrCost()
3288 return ExtCost + getCastInstrCost(Instruction::SIToFP, Dst, ExtSrc, in getCastInstrCost()
|
| H A D | X86ISelLowering.cpp | 59300 SDValue ExtSrc = SubVec.getOperand(0); in combineINSERT_SUBVECTOR() local
59308 return DAG.getVectorShuffle(OpVT, dl, Vec, ExtSrc, Mask); in combineINSERT_SUBVECTOR()
59314 if (isShuffleEquivalent(Mask, BlendMask, Vec, ExtSrc) && in combineINSERT_SUBVECTOR()
59320 DAG.getBitcast(MVT::v8f32, ExtSrc), in combineINSERT_SUBVECTOR()
59325 SDValue Lo = DAG.getBitcast(ShufVT, IdxVal == 0 ? ExtSrc : Vec); in combineINSERT_SUBVECTOR()
59326 SDValue Hi = DAG.getBitcast(ShufVT, IdxVal == 0 ? Vec : ExtSrc); in combineINSERT_SUBVECTOR()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/ |
| H A D | X86InstructionSelector.cpp | 303 Register ExtSrc = MRI.createVirtualRegister(DstRC); in selectCopy() local
306 .addDef(ExtSrc) in selectCopy()
311 I.getOperand(1).setReg(ExtSrc); in selectCopy()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 2139 Register ExtSrc; in matchCombineShlOfExtend() local
2140 if (!mi_match(LHS, MRI, m_GAnyExt(m_Reg(ExtSrc))) && in matchCombineShlOfExtend()
2141 !mi_match(LHS, MRI, m_GZExt(m_Reg(ExtSrc))) && in matchCombineShlOfExtend()
2142 !mi_match(LHS, MRI, m_GSExt(m_Reg(ExtSrc)))) in matchCombineShlOfExtend()
2152 LLT SrcTy = MRI.getType(ExtSrc); in matchCombineShlOfExtend()
2163 MatchData.Reg = ExtSrc; in matchCombineShlOfExtend()
2166 unsigned MinLeadingZeros = VT->getKnownZeroes(ExtSrc).countl_one(); in matchCombineShlOfExtend()
2167 unsigned SrcTySize = MRI.getType(ExtSrc).getScalarSizeInBits(); in matchCombineShlOfExtend()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 3391 Register ExtSrc = MRI.createVirtualRegister(&AArch64::GPR64allRegClass); in select() local
3393 .addDef(ExtSrc) in select()
3397 I.getOperand(1).setReg(ExtSrc); in select()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 14463 SDValue ExtSrc = DAG.getAnyExtOrTrunc(N00, DL, VT); in visitSIGN_EXTEND() local
14464 return DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, VT, ExtSrc, in visitSIGN_EXTEND()
|