Home
last modified time | relevance | path

Searched refs:EntrySU (Results 1 – 14 of 14) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DScheduleDAGVLIW.cpp161 releaseSuccessors(&EntrySU); in listScheduleTopDown()
H A DScheduleDAGSDNodes.cpp703 if (EntrySU.getNode() != nullptr) in dump()
704 dumpNodeAll(EntrySU); in dump()
H A DScheduleDAGFast.cpp144 if (PredSU->NumSuccsLeft == 0 && PredSU != &EntrySU) { in ReleasePred()
H A DScheduleDAGRRList.cpp421 if (PredSU->NumSuccsLeft == 0 && PredSU != &EntrySU) { in ReleasePred()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMacroFusion.cpp123 if (&FirstSU != &DAG.EntrySU) { in fuseInstructionPair()
H A DScheduleDAG.cpp65 EntrySU = SUnit(); in clearDAG()
357 if (&SU == &EntrySU) in dumpNodeName()
H A DScheduleDAGInstrs.cpp1208 if (EntrySU.getInstr() != nullptr) in dump()
1209 dumpNodeAll(EntrySU); in dump()
1220 if (SU == &EntrySU) in getGraphNodeLabel()
H A DMachinePipeliner.cpp712 DDG = std::make_unique<SwingSchedulerDDG>(SUnits, &EntrySU, &ExitSU, LCE); in schedule()
4166 if (SU == EntrySU) in getEdges()
4175 if (SU == EntrySU) in getEdges()
4207 SwingSchedulerDDG::SwingSchedulerDDG(std::vector<SUnit> &SUnits, SUnit *EntrySU, in SwingSchedulerDDG() argument
4209 : EntrySU(EntrySU), ExitSU(ExitSU) { in SwingSchedulerDDG()
4213 initEdges(EntrySU); in SwingSchedulerDDG()
H A DPostRASchedulerList.cpp550 ReleaseSuccessors(&EntrySU); in ListScheduleTopDown()
H A DMachineScheduler.cpp998 if (PredSU->NumSuccsLeft == 0 && PredSU != &EntrySU) in releasePred()
1193 releaseSuccessors(&EntrySU); in initQueues()
1680 if (EntrySU.getInstr() != nullptr) in dump()
1681 dumpNodeAll(EntrySU); in dump()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNMinRegStrategy.cpp238 releaseSuccessors(&DAG.EntrySU, StepNo); in schedule()
H A DSIMachineScheduler.h455 SUnit &getEntrySU() { return EntrySU; } in getEntrySU()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachinePipeliner.h243 SUnit *EntrySU; variable
262 SwingSchedulerDDG(std::vector<SUnit> &SUnits, SUnit *EntrySU, SUnit *ExitSU,
H A DScheduleDAG.h584 SUnit EntrySU; ///< Special node for the region entry. variable