| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCVSXSwapRemoval.cpp | 862 unsigned EltNo; in handleSpecialSwappables() local 864 EltNo = MI->getOperand(2).getImm(); in handleSpecialSwappables() 866 EltNo = MI->getOperand(1).getImm(); in handleSpecialSwappables() 868 EltNo = (EltNo + NElts / 2) % NElts; in handleSpecialSwappables() 870 MI->getOperand(2).setImm(EltNo); in handleSpecialSwappables() 872 MI->getOperand(1).setImm(EltNo); in handleSpecialSwappables()
|
| H A D | PPCISelLowering.cpp | 10631 unsigned EltNo = 8; // Start out undef. in LowerVECTOR_SHUFFLE() local 10642 if (EltNo == 8) { in LowerVECTOR_SHUFFLE() 10643 EltNo = ByteSource / 4; in LowerVECTOR_SHUFFLE() 10644 } else if (EltNo != ByteSource / 4) { in LowerVECTOR_SHUFFLE() 10649 PFIndexes[i] = EltNo; in LowerVECTOR_SHUFFLE()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | VectorUtils.cpp | 312 Value *llvm::findScalarElement(Value *V, unsigned EltNo) { in findScalarElement() argument 318 if (EltNo >= Width) in findScalarElement() 323 return C->getAggregateElement(EltNo); in findScalarElement() 333 if (EltNo == IIElt) in findScalarElement() 342 return findScalarElement(III->getOperand(0), EltNo); in findScalarElement() 350 int InEl = SVI->getMaskValue(EltNo); in findScalarElement() 362 if (Constant *Elt = C->getAggregateElement(EltNo)) in findScalarElement() 364 return findScalarElement(Val, EltNo); in findScalarElement() 369 if (EltNo < VTy->getElementCount().getKnownMinValue()) in findScalarElement()
|
| /freebsd/contrib/llvm-project/clang/include/clang/AST/ |
| H A D | ASTVector.h | 234 size_t EltNo = I-this->begin(); in insert() local 236 I = this->begin()+EltNo; in insert()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/ |
| H A D | VectorUtils.h | 194 LLVM_ABI Value *findScalarElement(Value *V, unsigned EltNo);
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600ISelLowering.cpp | 1769 SDValue EltNo = N->getOperand(2); in PerformDAGCombine() local 1782 if (!isa<ConstantSDNode>(EltNo)) in PerformDAGCombine() 1784 unsigned Elt = EltNo->getAsZExtVal(); in PerformDAGCombine()
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/TargetBuiltins/ |
| H A D | PPC.cpp | 421 auto StoreSubVec = [&](unsigned Width, unsigned Offset, unsigned EltNo) { in EmitPPCBuiltinExpr() argument 461 Value *Elt = Builder.CreateExtractElement(Vec, EltNo); in EmitPPCBuiltinExpr()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 4231 SDValue EltNo = Op.getOperand(1); in computeKnownBits() local 4247 auto *ConstEltNo = dyn_cast<ConstantSDNode>(EltNo); in computeKnownBits() 4266 SDValue EltNo = Op.getOperand(2); in computeKnownBits() local 4269 auto *CEltNo = dyn_cast<ConstantSDNode>(EltNo); in computeKnownBits() 5147 SDValue EltNo = Op.getOperand(2); in ComputeNumSignBits() local 5150 auto *CEltNo = dyn_cast<ConstantSDNode>(EltNo); in ComputeNumSignBits() 5174 SDValue EltNo = Op.getOperand(1); in ComputeNumSignBits() local 5192 auto *ConstEltNo = dyn_cast<ConstantSDNode>(EltNo); in ComputeNumSignBits()
|
| H A D | DAGCombiner.cpp | 16043 SDValue EltNo = Src->getOperand(1); in visitTRUNCATE() local 16044 if (isa<ConstantSDNode>(EltNo) && isTypeLegal(NVT)) { in visitTRUNCATE() 16045 int Elt = EltNo->getAsZExtVal(); in visitTRUNCATE() 23131 SDValue EltNo = N->getOperand(2); in visitINSERT_VECTOR_ELT() local 23135 auto *IndexC = dyn_cast<ConstantSDNode>(EltNo); in visitINSERT_VECTOR_ELT() 23145 InVec == InVal.getOperand(0) && EltNo == InVal.getOperand(1)) in visitINSERT_VECTOR_ELT() 23186 InVec.getOperand(0), InVal, EltNo); in visitINSERT_VECTOR_ELT()
|
| H A D | TargetLowering.cpp | 12304 EVT InVecVT, SDValue EltNo, in scalarizeExtractedVectorLoad() argument 12325 if (auto *ConstEltNo = dyn_cast<ConstantSDNode>(EltNo)) { in scalarizeExtractedVectorLoad() 12348 getVectorElementPointer(DAG, OriginalLoad->getBasePtr(), InVecVT, EltNo); in scalarizeExtractedVectorLoad()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 5794 EVT InVecVT, SDValue EltNo,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 8289 unsigned EltNo = V.getConstantOperandVal(1); in ReconstructShuffle() local 8290 Source->MinElt = std::min(Source->MinElt, EltNo); in ReconstructShuffle() 8291 Source->MaxElt = std::max(Source->MaxElt, EltNo); in ReconstructShuffle() 8403 int EltNo = cast<ConstantSDNode>(Entry.getOperand(1))->getSExtValue(); in ReconstructShuffle() local 8417 int ExtractBase = EltNo * Src->WindowScale + Src->WindowBase; in ReconstructShuffle()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 12968 unsigned EltNo = V.getConstantOperandVal(1); in ReconstructShuffle() local 12969 Source->MinElt = std::min(Source->MinElt, EltNo); in ReconstructShuffle() 12970 Source->MaxElt = std::max(Source->MaxElt, EltNo); in ReconstructShuffle() 13164 int EltNo = cast<ConstantSDNode>(Entry.getOperand(1))->getSExtValue(); in ReconstructShuffle() local 13178 int ExtractBase = EltNo * Src->WindowScale + Src->WindowBase; in ReconstructShuffle()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 18832 SDValue EltNo = N->getOperand(2); in performINSERT_VECTOR_ELTCombine() local 18862 InVecLHS, InValLHS, EltNo); in performINSERT_VECTOR_ELTCombine() 18864 InVecRHS, InValRHS, EltNo); in performINSERT_VECTOR_ELTCombine() 18873 auto *IndexC = dyn_cast<ConstantSDNode>(EltNo); in performINSERT_VECTOR_ELTCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 7184 int EltNo = (Offset - StartOffset) >> 2; in LowerAsSplatVectorLoad() local 7191 SmallVector<int, 8> Mask(NumElems, EltNo); in LowerAsSplatVectorLoad()
|