Searched refs:Elt1 (Results 1 – 5 of 5) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/DirectX/ |
| H A D | DXILIntrinsicExpansion.cpp | 89 Value *Elt1 = Builder.CreateExtractElement(B, (uint64_t)0); in expandIntegerDot() local
90 Value *Result = Builder.CreateMul(Elt0, Elt1); in expandIntegerDot()
93 Elt1 = Builder.CreateExtractElement(B, I); in expandIntegerDot()
95 ArrayRef<Value *>{Elt0, Elt1, Result}, in expandIntegerDot()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerCombiner.cpp | 120 auto Elt1 = B.buildExtractVectorElement(Ty, Src, B.buildConstant(s64, 1)); in applyExtractVecEltPairwiseAdd() local
121 B.buildInstr(Opc, {MI.getOperand(0).getReg()}, {Elt0, Elt1}); in applyExtractVecEltPairwiseAdd()
|
| /freebsd/contrib/llvm-project/llvm/lib/IR/ |
| H A D | AutoUpgrade.cpp | 2449 Value *Elt1 = Builder.CreateExtractElement(CI->getArgOperand(1), in upgradeX86IntrinsicCall() local
2453 EltOp = Builder.CreateFAdd(Elt0, Elt1); in upgradeX86IntrinsicCall()
2455 EltOp = Builder.CreateFSub(Elt0, Elt1); in upgradeX86IntrinsicCall()
2457 EltOp = Builder.CreateFMul(Elt0, Elt1); in upgradeX86IntrinsicCall()
2459 EltOp = Builder.CreateFDiv(Elt0, Elt1); in upgradeX86IntrinsicCall()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 20150 SDValue Elt0 = N->getOperand(0), Elt1 = N->getOperand(1), in performBuildVectorCombine() local
20153 Elt1->getOpcode() == ISD::FP_ROUND && in performBuildVectorCombine()
20155 isa<ConstantSDNode>(Elt1->getOperand(1)) && in performBuildVectorCombine()
20156 Elt0->getConstantOperandVal(1) == Elt1->getConstantOperandVal(1) && in performBuildVectorCombine()
20158 Elt1->getOperand(0)->getOpcode() == ISD::EXTRACT_VECTOR_ELT && in performBuildVectorCombine()
20161 isa<ConstantSDNode>(Elt1->getOperand(0)->getOperand(1)) && in performBuildVectorCombine()
20163 Elt1->getOperand(0)->getOperand(0) && in performBuildVectorCombine()
20165 Elt1->getOperand(0)->getConstantOperandVal(1) == 1) { in performBuildVectorCombine()
20206 SDValue Elt0 = N->getOperand(0), Elt1 = N->getOperand(1); in performBuildVectorCombine() local
20208 Elt1->getOpcode() == ISD::FP_EXTEND && in performBuildVectorCombine()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 7427 SDValue Elt1 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, EltVT, in lowerVECTOR_SHUFFLE() local
7429 Pieces.push_back(DAG.getBuildVector(PackVT, SL, { Elt0, Elt1 })); in lowerVECTOR_SHUFFLE()
13423 SDValue Elt1 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, ResVT, in performExtractVectorEltCombine() local
13427 DCI.AddToWorklist(Elt1.getNode()); in performExtractVectorEltCombine()
13428 return DAG.getNode(Opc, SL, ResVT, Elt0, Elt1, Vec->getFlags()); in performExtractVectorEltCombine()
|