| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VECustomDAG.h | 125 MVT getLegalVectorType(Packing P, MVT ElemVT);
216 EVT getVectorVT(EVT ElemVT, unsigned NumElems) const { in getVectorVT() argument
217 return EVT::getVectorVT(*DAG.getContext(), ElemVT, NumElems); in getVectorVT()
|
| H A D | VECustomDAG.cpp | 34 MVT getLegalVectorType(Packing P, MVT ElemVT) { in getLegalVectorType() argument
35 return MVT::getVectorVT(ElemVT, P == Packing::Normal ? StandardVectorWidth in getLegalVectorType()
|
| H A D | VEISelLowering.cpp | 339 MVT ElemVT = VT.getVectorElementType(); in initVPUActions() local
340 unsigned ElemBits = ElemVT.getScalarSizeInBits(); in initVPUActions()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeTypesGeneric.cpp | 106 EVT ElemVT = NOutVT; in ExpandRes_BITCAST() local
107 EVT NVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, NumElems); in ExpandRes_BITCAST()
111 unsigned NewSizeInBits = ElemVT.getSizeInBits() / 2; in ExpandRes_BITCAST()
116 ElemVT = EVT::getIntegerVT(*DAG.getContext(), NewSizeInBits); in ExpandRes_BITCAST()
117 NVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, NumElems); in ExpandRes_BITCAST()
125 Vals.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, ElemVT, in ExpandRes_BITCAST()
|
| H A D | LegalizeVectorTypes.cpp | 7670 EVT ElemVT = OrigVT.getVectorElementType(); in WidenVecOp_VECREDUCE() local
7675 SDValue NeutralElem = DAG.getNeutralElement(BaseOpc, dl, ElemVT, Flags); in WidenVecOp_VECREDUCE()
7701 EVT SplatVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, in WidenVecOp_VECREDUCE()
7724 EVT ElemVT = OrigVT.getVectorElementType(); in WidenVecOp_VECREDUCE_SEQ() local
7729 SDValue NeutralElem = DAG.getNeutralElement(BaseOpc, dl, ElemVT, Flags); in WidenVecOp_VECREDUCE_SEQ()
7750 EVT SplatVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, in WidenVecOp_VECREDUCE_SEQ()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.h | 764 SDValue combineExtract(const SDLoc &DL, EVT ElemVT, EVT VecVT, SDValue OrigOp,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVTargetTransformInfo.cpp | 489 MVT ElemVT = LegalVT.getVectorElementType(); in costShuffleViaVRegSplitting() local
490 unsigned ElemsPerVReg = *VLen / ElemVT.getFixedSizeInBits(); in costShuffleViaVRegSplitting()
|
| H A D | RISCVISelLowering.cpp | 4199 MVT ElemVT = VT.getVectorElementType(); in lowerBuildVectorViaPacking() local
4200 if (!ElemVT.isInteger()) in lowerBuildVectorViaPacking()
4209 unsigned ElemSizeInBits = ElemVT.getSizeInBits(); in lowerBuildVectorViaPacking()
4356 MVT ElemVT = VT.getVectorElementType(); in lowerBUILD_VECTOR() local
4357 unsigned ElemsPerVReg = *VLen / ElemVT.getFixedSizeInBits(); in lowerBUILD_VECTOR()
4359 MVT OneRegVT = MVT::getVectorVT(ElemVT, ElemsPerVReg); in lowerBUILD_VECTOR()
5422 MVT ElemVT = VT.getVectorElementType(); in lowerShuffleViaVRegSplitting() local
5423 unsigned ElemsPerVReg = *VLen / ElemVT.getFixedSizeInBits(); in lowerShuffleViaVRegSplitting()
5426 MVT OneRegVT = MVT::getVectorVT(ElemVT, ElemsPerVReg); in lowerShuffleViaVRegSplitting()
9991 EVT ElemVT = VecVT.getVectorElementType(); in lowerINSERT_VECTOR_ELT() local
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 15963 EVT ElemVT = VecVT.getVectorElementType(); in getVectorBitwiseReduce() local
15969 if (ElemVT == MVT::i1) { in getVectorBitwiseReduce()
16044 DAG.getConstant(Shift * ElemVT.getSizeInBits(), DL, MVT::i64); in getVectorBitwiseReduce()
16050 Result = DAG.getAnyExtOrTrunc(Scalar, DL, ElemVT); in getVectorBitwiseReduce()
24057 EVT ElemVT = VectorVT.getVectorElementType(); in performSTORECombine() local
24080 if (Subtarget->isNeonAvailable() && ElemVT == MemVT && in performSTORECombine()
25768 EVT ElemVT = VT.getVectorElementType(); in performDUPCombine() local
25772 ExpandedVT = EVT::getVectorVT(*DCI.DAG.getContext(), ElemVT, in performDUPCombine()
25773 128 / ElemVT.getSizeInBits()); in performDUPCombine()
25777 return DCI.DAG.getNode(getDUPLANEOp(ElemVT), DL, VT, Vec, Zero); in performDUPCombine()
|