Searched refs:Dummy1 (Results 1 – 4 of 4) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInsertHardClauses.cpp | 209 int64_t Dummy1; in runOnMachineFunction() local
214 if (!SII->getMemOperandsWithOffsetWidth(MI, BaseOps, Dummy1, Dummy2, in runOnMachineFunction()
|
| H A D | SIInstrInfo.cpp | 3702 LocationSize Dummy0 = 0, Dummy1 = 0; in checkInstOffsetsDoNotOverlap() local
3707 Dummy1, &RI)) in checkInstOffsetsDoNotOverlap()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 3513 int64_t Dummy1, Dummy2; in getMemOperandWithOffsetWidth() local
3516 if (!getMemOpInfo(LdSt.getOpcode(), Scale, Width, Dummy1, Dummy2)) in getMemOperandWithOffsetWidth()
9026 int64_t Dummy1, Dummy2; in fixupPostOutline() local
9030 getMemOpInfo(MI.getOpcode(), Scale, Width, Dummy1, Dummy2); in fixupPostOutline()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 5395 int Dummy1, Dummy2; in isShuffleMaskLegal()
5396 return (isElementRotate(Dummy1, Dummy2, M) > 0) || in isShuffleMaskLegal()
5397 isInterleaveShuffle(M, SVT, Dummy1, Dummy2, Subtarget); in isShuffleMaskLegal()
5394 int Dummy1, Dummy2; isShuffleMaskLegal() local
|