| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonTfrCleanup.cpp | 203 unsigned DstR = MI->getOperand(0).getReg(); in rewriteIfImm() local
206 if (!isIntReg(DstR, Is32) || !isIntReg(SrcR, Tmp)) in rewriteIfImm()
220 NewMI = BuildMI(B, MI, DL, HII->get(A2_tfrsi), DstR).addImm(SVal); in rewriteIfImm()
222 NewMI = BuildMI(B, MI, DL, HII->get(A2_tfrpi), DstR).addImm(SVal); in rewriteIfImm()
224 NewMI = BuildMI(B, MI, DL, HII->get(A2_combineii), DstR) in rewriteIfImm()
231 NewMI = BuildMI(B, MI, DL, HII->get(CONST64), DstR).addImm(Val); in rewriteIfImm()
|
| H A D | RDFCopy.cpp | 46 RegisterRef DstR = DFG.makeRegRef(Dst.getReg(), Dst.getSubReg()); in interpretAsCopy() local
48 assert(Register::isPhysicalRegister(DstR.Reg)); in interpretAsCopy()
51 if (TRI.getMinimalPhysRegClass(DstR.Reg) != in interpretAsCopy()
54 if (!DFG.isTracked(SrcR) || !DFG.isTracked(DstR)) in interpretAsCopy()
56 EM.insert(std::make_pair(DstR, SrcR)); in interpretAsCopy()
|
| H A D | HexagonFrameLowering.cpp | 1723 Register DstR = MI->getOperand(0).getReg(); in expandCopy() local
1725 if (!Hexagon::ModRegsRegClass.contains(DstR) || in expandCopy()
1731 BuildMI(B, It, DL, HII.get(TargetOpcode::COPY), DstR) in expandCopy()
1781 Register DstR = MI->getOperand(0).getReg(); in expandLoadInt() local
1795 BuildMI(B, It, DL, HII.get(TfrOpc), DstR) in expandLoadInt()
1848 Register DstR = MI->getOperand(0).getReg(); in expandLoadVecPred() local
1865 BuildMI(B, It, DL, HII.get(Hexagon::V6_vandvrt), DstR) in expandLoadVecPred()
1946 Register DstR = MI->getOperand(0).getReg(); in expandLoadVec2() local
1947 Register DstHi = HRI.getSubReg(DstR, Hexagon::vsub_hi); in expandLoadVec2()
1948 Register DstLo = HRI.getSubReg(DstR, Hexagon::vsub_lo); in expandLoadVec2()
[all …]
|
| H A D | HexagonRDFOpt.cpp | 118 auto mapRegs = [&EM] (RegisterRef DstR, RegisterRef SrcR) -> void { in INITIALIZE_PASS_DEPENDENCY() argument
119 EM.insert(std::make_pair(DstR, SrcR)); in INITIALIZE_PASS_DEPENDENCY()
|
| H A D | HexagonExpandCondsets.cpp | 218 MachineBasicBlock::iterator At, unsigned DstR,
646 unsigned DstR, unsigned DstSR, const MachineOperand &PredOp, in genCondTfrFor() argument
665 if (RegisterRef(SrcOp) == RegisterRef(DstR, DstSR)) in genCondTfrFor()
668 .addReg(DstR, DstState, DstSR) in genCondTfrFor()
673 .addReg(DstR, DstState, DstSR) in genCondTfrFor()
|
| H A D | HexagonGenInsert.cpp | 533 bool isValidInsertForm(unsigned DstR, unsigned SrcR, unsigned InsR,
674 bool HexagonGenInsert::isValidInsertForm(unsigned DstR, unsigned SrcR, in isValidInsertForm() argument
676 const TargetRegisterClass *DstRC = MRI->getRegClass(DstR); in isValidInsertForm()
|
| H A D | HexagonSplitDouble.cpp | 1000 Register DstR = MI->getOperand(0).getReg(); in splitInstr() local
1001 if (MRI->getRegClass(DstR) == DoubleRC) { in splitInstr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FixupLEAs.cpp | 704 const Register DstR = Dst.getReg(); in processInstructionForSlowLEA()
707 if ((SrcR1 == 0 || SrcR1 != DstR) && (SrcR2 == 0 || SrcR2 != DstR)) in processInstructionForSlowLEA()
717 const MachineOperand &Src = SrcR1 == DstR ? Index : Base; in processInstructionForSlowLEA()
719 BuildMI(MBB, I, MI.getDebugLoc(), ADDrr, DstR).addReg(DstR).add(Src); in processInstructionForSlowLEA()
726 const MachineOperand &SrcR = SrcR1 == DstR ? Base : Index; in processInstructionForSlowLEA()
727 NewMI = BuildMI(MBB, I, MI.getDebugLoc(), ADDri, DstR) in processInstructionForSlowLEA()
703 const Register DstR = Dst.getReg(); processInstructionForSlowLEA() local
|