Searched refs:DivRemOpc (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 3918 unsigned DivRemOpc = isSigned ? ISD::SDIVREM : ISD::UDIVREM; in ExpandNode() local
3920 if (TLI.isOperationLegalOrCustom(DivRemOpc, VT)) { in ExpandNode()
3922 Tmp1 = DAG.getNode(DivRemOpc, dl, VTs, Node->getOperand(0), in ExpandNode()
|
| H A D | DAGCombiner.cpp | 4927 unsigned DivRemOpc = isSigned ? ISD::SDIVREM : ISD::UDIVREM; in useDivRem() local
4934 if (!TLI.isTypeLegal(VT) && !TLI.isOperationCustom(DivRemOpc, VT)) in useDivRem()
4939 if (!TLI.isOperationLegalOrCustom(DivRemOpc, VT) && in useDivRem()
4966 if ((UserOpc == Opcode || UserOpc == OtherOpcode || UserOpc == DivRemOpc) && in useDivRem()
4972 combined = DAG.getNode(DivRemOpc, SDLoc(Node), VTs, Op0, Op1); in useDivRem()
4973 } else if (UserOpc == DivRemOpc) { in useDivRem()
|
| H A D | TargetLowering.cpp | 11617 unsigned DivRemOpc = isSigned ? ISD::SDIVREM : ISD::UDIVREM; in expandREM() local
11620 if (isOperationLegalOrCustom(DivRemOpc, VT)) { in expandREM()
11622 Result = DAG.getNode(DivRemOpc, dl, VTs, Dividend, Divisor).getValue(1); in expandREM()
|