Home
last modified time | relevance | path

Searched refs:Defs (Results 1 – 25 of 218) sorted by relevance

123456789

/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrSystem.td25 let hasSideEffects = 1, Defs = [CC] in {
29 let Predicates = [FeatureBEAREnhancement], hasSideEffects = 1, Defs = [CC] in
33 let Uses = [R2L], Defs = [R2L] in
135 let hasSideEffects = 1, Defs = [CC] in
139 let hasSideEffects = 1, Defs = [CC] in
155 let hasSideEffects = 1, mayStore = 1, Uses = [R0D], Defs = [R0D, CC] in
159 let mayLoad = 1, mayStore = 1, Defs = [CC] in {
181 let Predicates = [FeatureEnhancedDAT2], hasSideEffects = 1, Defs = [CC] in
189 let hasSideEffects = 1, Defs = [CC] in {
195 let hasSideEffects = 1, Defs = [CC] in
[all …]
H A DSystemZInstrDFP.td22 let Uses = [FPC], Defs = [CC] in {
66 let Uses = [FPC], Defs = [CC] in {
78 let Uses = [FPC], Defs = [CC] in {
116 let Defs = [CC, R1L, F0Q], Uses = [FPC, R0L, F4Q] in
145 let Uses = [FPC], Defs = [CC] in {
157 let Uses = [FPC], Defs = [CC] in {
216 let Uses = [FPC], Defs = [CC] in {
222 let Uses = [FPC], Defs = [CC] in {
228 let Defs = [CC] in {
234 let Defs = [CC] in {
[all …]
H A DSystemZInstrHFP.td21 let Defs = [CC] in {
60 let Defs = [CC] in {
71 let Defs = [CC] in {
77 let Defs = [CC] in {
88 let Defs = [CC] in {
95 let Defs = [CC] in {
102 let Defs = [CC] in {
131 let Defs = [CC] in {
142 let Defs = [CC] in {
152 let Defs = [CC] in {
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonGenMux.cpp92 BitVector Defs, Uses; member
95 DefUseInfo(const BitVector &D, const BitVector &U) : Defs(D), Uses(U) {} in DefUseInfo()
121 void getDefsUses(const MachineInstr *MI, BitVector &Defs,
150 void HexagonGenMux::getDefsUses(const MachineInstr *MI, BitVector &Defs, in getDefsUses() argument
156 expandReg(R, Defs); in getDefsUses()
165 BitVector &Set = MO.isDef() ? Defs : Uses; in getDefsUses()
174 BitVector Defs(NR), Uses(NR); in buildMaps() local
178 Defs.reset(); in buildMaps()
180 getDefsUses(&MI, Defs, Uses); in buildMaps()
181 DUM.insert(std::make_pair(Index, DefUseInfo(Defs, Uses))); in buildMaps()
[all …]
H A DHexagonPseudo.td81 let Defs = [R29, R30], Uses = [R31, R30, R29], isPseudo = 1 in
85 let Defs = [R29, R30, R31], Uses = [R29], isPseudo = 1 in
91 Defs = [PC, LC0], Uses = [SA0, LC0] in {
98 Defs = [PC, LC1], Uses = [SA1, LC1] in {
105 Defs = [PC, LC0, LC1], Uses = [SA0, SA1, LC0, LC1] in {
149 let Defs = [SA0, LC0, USR], isCodeGenOnly = 1, isExtended = 1,
156 let Defs = [SA1, LC1], isCodeGenOnly = 1, isExtended = 1, opExtendable = 0 in {
177 let isCodeGenOnly = 1, isCall = 1, hasSideEffects = 1, Defs = [R16],
182 Defs = [PC, R31, R6, R7, P0] in
204 let hasSideEffects = 1, isCall = 1, Defs = [R0, R14, R15, R28, R29, R30, R31, PC] in
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIFormMemoryClauses.cpp38 bool canBundle(const MachineInstr &MI, const RegUse &Defs,
41 void collectRegUses(const MachineInstr &MI, RegUse &Defs, RegUse &Uses) const;
42 bool processRegUses(const MachineInstr &MI, RegUse &Defs, RegUse &Uses,
155 const RegUse &Defs, in canBundle() argument
173 const RegUse &Map = MO.isDef() ? Uses : Defs; in canBundle()
224 RegUse &Defs, RegUse &Uses) const { in collectRegUses() argument
235 RegUse &Map = MO.isDef() ? Defs : Uses; in collectRegUses()
250 RegUse &Defs, RegUse &Uses, in processRegUses() argument
252 if (!canBundle(MI, Defs, Uses)) in processRegUses()
258 collectRegUses(MI, Defs, Uses); in processRegUses()
[all …]
H A DSIPostRABundler.cpp55 SmallSet<Register, 16> Defs; member in __anon5d3e08d40111::SIPostRABundler
91 for (Register Def : Defs) in isDependentLoad()
170 assert(Defs.empty()); in run()
173 Defs.insert(I->defs().begin()->getReg()); in run()
185 Defs.insert(I->defs().begin()->getReg()); in run()
238 Defs.clear(); in run()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DThumb2ITBlockPass.cpp65 RegisterSet &Defs, RegisterSet &Uses);
78 static void TrackDefUses(MachineInstr *MI, RegisterSet &Defs, RegisterSet &Uses, in INITIALIZE_PASS()
101 InsertUsesDefs(LocalDefs, Defs); in INITIALIZE_PASS()
133 RegisterSet &Defs, RegisterSet &Uses) { in MoveCopyOutOfITBlock() argument
147 if (Uses.count(DstReg) || Defs.count(SrcReg)) in MoveCopyOutOfITBlock()
191 RegisterSet Defs, Uses; in InsertITInstructions() local
204 Defs.clear(); in InsertITInstructions()
206 TrackDefUses(MI, Defs, Uses, TRI); in InsertITInstructions()
248 MoveCopyOutOfITBlock(NMI, CC, OCC, Defs, Uses)) { in InsertITInstructions()
258 TrackDefUses(NMI, Defs, Uses, TRI); in InsertITInstructions()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsDSPInstrInfo.td98 class Defs<list<Register> Regs> {
99 list<Register> Defs = Regs;
557 Defs<[DSPOutFlag20]>;
561 IsCommutable, Defs<[DSPOutFlag20]>;
565 Defs<[DSPOutFlag20]>;
569 Defs<[DSPOutFlag20]>;
573 Defs<[DSPOutFlag20]>;
577 IsCommutable, Defs<[DSPOutFlag20]>;
581 Defs<[DSPOutFlag20]>;
585 Defs<[DSPOutFlag20]>;
[all …]
H A DMipsDelaySlotFiller.cpp134 BitVector Defs, Uses; member in __anon27a8e2d60111::RegDefsUses
200 SmallPtrSet<ValueType, 4> Uses, Defs; member in __anon27a8e2d60111::MemDefsUses
338 : TRI(TRI), Defs(TRI.getNumRegs(), false), Uses(TRI.getNumRegs(), false) {} in RegDefsUses()
347 Defs.set(Mips::RA); in init()
353 Defs.reset(Mips::AT); in init()
365 Defs.set(Mips::RA); in setCallerSaved()
366 Defs.set(Mips::RA_64); in setCallerSaved()
380 Defs |= CallerSavedRegs; in setCallerSaved()
393 Defs |= AllocSet.flip(); in setUnallocatableRegs()
421 Defs |= NewDefs; in update()
[all …]
H A DMicroMipsDSPInstrInfo.td189 "absq_s.ph", int_mips_absq_s_ph, NoItinerary, DSPROpnd>, Defs<[DSPOutFlag20]>;
191 "absq_s.w", int_mips_absq_s_w, NoItinerary, GPR32Opnd>, Defs<[DSPOutFlag20]>;
193 "absq_s.qb", int_mips_absq_s_qb, NoItinerary, DSPROpnd>, Defs<[DSPOutFlag20]>;
227 Defs<[DSPOutFlag22]>;
230 Defs<[DSPOutFlag22]>;
233 Defs<[DSPOutFlag22]>;
236 Defs<[DSPOutFlag22]>;
261 "shllv.ph", int_mips_shll_ph, NoItinerary, DSPROpnd>, Defs<[DSPOutFlag22]>;
264 Defs<[DSPOutFlag22]>;
266 "shllv.qb", int_mips_shll_qb, NoItinerary, DSPROpnd>, Defs<[DSPOutFlag22]>;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCBoolRetToInt.cpp71 SmallPtrSet<Value *, 8> Defs; in findAllDefs() local
74 Defs.insert(V); in findAllDefs()
82 if (Defs.insert(Op).second) in findAllDefs()
85 return Defs; in findAllDefs()
215 auto Defs = findAllDefs(U); in runOnUse() local
218 if (llvm::none_of(Defs, [](Value *V) { return isa<Instruction>(V); })) in runOnUse()
224 for (Value *V : Defs) in runOnUse()
229 for (Value *V : Defs) in runOnUse()
240 for (Value *V : Defs) { in runOnUse()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DReachingDefAnalysis.cpp195 auto Defs = MBBReachingDefs.defs(MBBNumber, Unit); in reprocessBasicBlock() local
196 if (!Defs.empty() && Defs.front() < 0) { in reprocessBasicBlock()
197 if (Defs.front() >= Def) in reprocessBasicBlock()
239 SmallPtrSet<MachineInstr *, 2> Defs; in printAllReachingDefs() local
257 Defs.clear(); in printAllReachingDefs()
258 getGlobalReachingDefs(&MI, Reg, Defs); in printAllReachingDefs()
261 for (MachineInstr *Def : Defs) in printAllReachingDefs()
350 auto &Defs = Lookup->second; in getReachingDef() local
351 for (int Def : Defs) { in getReachingDef()
486 InstSet &Defs) const { in getGlobalReachingDefs()
[all …]
H A DLiveVariables.cpp459 SmallVectorImpl<Register> &Defs) { in HandlePhysRegDef() argument
491 Defs.push_back(Reg); // Remember this def. in HandlePhysRegDef()
495 SmallVectorImpl<Register> &Defs) { in UpdatePhysRegDefs() argument
496 while (!Defs.empty()) { in UpdatePhysRegDefs()
497 Register Reg = Defs.pop_back_val(); in UpdatePhysRegDefs()
506 SmallVectorImpl<Register> &Defs, in runOnInstr() argument
563 HandlePhysRegDef(MOReg, &MI, Defs); in runOnInstr()
565 UpdatePhysRegDefs(MI, Defs); in runOnInstr()
570 SmallVector<Register, 4> Defs; in runOnBlock() local
574 HandlePhysRegDef(LI.PhysReg, nullptr, Defs); in runOnBlock()
[all …]
/freebsd/contrib/llvm-project/clang/utils/TableGen/
H A DSveEmitter.cpp1267 SmallVector<std::unique_ptr<Intrinsic>, 128> Defs; in createCoreHeaderIntrinsics() local
1270 createIntrinsic(R, Defs); in createCoreHeaderIntrinsics()
1276 llvm::stable_sort(Defs, [](const std::unique_ptr<Intrinsic> &A, in createCoreHeaderIntrinsics()
1286 for (auto &I : Defs) in createCoreHeaderIntrinsics()
1475 SmallVector<std::unique_ptr<Intrinsic>, 128> Defs; in createBuiltins() local
1477 createIntrinsic(R, Defs); in createBuiltins()
1480 sort(Defs, [](const std::unique_ptr<Intrinsic> &A, in createBuiltins()
1489 for (const auto &Def : Defs) in createBuiltins()
1517 for (const auto &Def : Defs) in createBuiltins()
1529 for (const auto &Def : Defs) { in createBuiltins()
[all …]
H A DNeonEmitter.cpp580 void genBuiltinsDef(raw_ostream &OS, SmallVectorImpl<Intrinsic *> &Defs);
582 SmallVectorImpl<Intrinsic *> &Defs);
584 SmallVectorImpl<Intrinsic *> &Defs);
588 SmallVectorImpl<Intrinsic *> &Defs);
2079 SmallVectorImpl<Intrinsic *> &Defs) { in genBuiltinsDef() argument
2087 for (auto *Def : Defs) { in genBuiltinsDef()
2124 raw_ostream &OS, SmallVectorImpl<Intrinsic *> &Defs) { in genStreamingSVECompatibleList() argument
2128 for (auto *Def : Defs) { in genStreamingSVECompatibleList()
2150 SmallVectorImpl<Intrinsic *> &Defs) { in genOverloadTypeCheckCode() argument
2164 for (auto *Def : Defs) { in genOverloadTypeCheckCode()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrSNP.td19 let Uses = [RAX], Defs = [EAX, EFLAGS] in
24 let Uses = [RAX, RCX, RDX], Defs = [EAX, EFLAGS] in
28 let Uses = [EAX, ECX, EDX], Defs = [EAX, EFLAGS] in
33 let Uses = [RAX, RCX], Defs = [EAX, EFLAGS] in
38 let Uses = [RAX, RCX, RDX], Defs = [EAX, EFLAGS] in
43 let Uses = [RAX, RDX], Defs = [RAX, RCX, RDX, EFLAGS] in
H A DX86InstrMisc.td41 let Defs = [EBP, ESP], Uses = [EBP, ESP], mayLoad = 1, hasSideEffects=0 in
45 let Defs = [RBP,RSP], Uses = [RBP,RSP], mayLoad = 1, hasSideEffects = 0 in
59 let Defs = [ESP], Uses = [ESP], hasSideEffects=0 in {
116 SchedRW = [WriteRMW], Defs = [ESP] in {
130 let Defs = [ESP, EFLAGS, DF], Uses = [ESP] in
135 let Defs = [RSP, EFLAGS, DF], Uses = [RSP] in
141 let Defs = [ESP, EFLAGS, DF], Uses = [ESP], mayLoad = 1, hasSideEffects=0,
148 let Defs = [ESP], Uses = [ESP, EFLAGS, DF], mayStore = 1, hasSideEffects=0,
155 let Defs = [RSP], Uses = [RSP], hasSideEffects=0 in {
200 let Defs = [RSP], Uses = [RSP], hasSideEffects = 0, mayStore = 1,
[all …]
H A DX86InstrKL.td45 let Uses = [XMM0, EAX], Defs = [EFLAGS], Predicates = [HasKL] in {
52 let Uses = [XMM0], Defs = [XMM0, XMM1, XMM2, XMM4, XMM5, XMM6, EFLAGS] in
55 let Uses = [XMM0, XMM1], Defs = [XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, EFLAGS] in
58 let Constraints = "$src1 = $dst", Defs = [EFLAGS] in
71 Defs = [EFLAGS, XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7], mayLoad = 1 in {
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVIRMapping.h183 DenseMap<const MachineInstr *, SPIRV::IRHandleMF> Defs; variable
187 if (auto DefIt = Defs.find(MI); DefIt != Defs.end()) { in add()
193 Defs.erase(DefIt); in add()
200 Defs.erase(std::get<0>(It1.first->second)); in add()
204 [[maybe_unused]] auto It2 = Defs.try_emplace(MI, HandleMF); in add()
210 if (auto It = Defs.find(MI); It != Defs.end()) { in erase()
212 Defs.erase(It); in erase()
229 assert(Defs.contains(MI) && Defs.find(MI)->second == HandleMF); in findMI()
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaDSPInstrInfo.td20 let Defs = [M1, M2, ACCLO, ACCHI];
32 let Defs = [M1, M2, ACCLO, ACCHI];
49 let Defs = [M1, M2, ACCLO, ACCHI];
66 let Defs = [M1, M2, ACCLO, ACCHI];
87 let Defs = [M1, M2, ACCLO, ACCHI];
99 let Defs = [M1, M2, ACCLO, ACCHI];
118 let Defs = [M1, M2, ACCLO, ACCHI];
137 let Defs = [M1, M2, ACCLO, ACCHI];
160 let Defs = [M1, M2, ACCLO, ACCHI];
173 let Defs = [M1, M2, ACCLO, ACCHI];
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCChecker.cpp46 Defs[Hexagon::SA0].insert(Unconditional); // FIXME: define or change SA0? in init()
47 Defs[Hexagon::LC0].insert(Unconditional); in init()
50 Defs[Hexagon::SA1].insert(Unconditional); // FIXME: define or change SA0? in init()
51 Defs[Hexagon::LC1].insert(Unconditional); in init()
131 Defs[R].insert(PredSense(PredReg, isTrue)); in init()
182 Defs[*SRI].insert(PredSense(PredReg, isTrue)); in init()
390 if (!Defs.count(P) || LatePreds.count(P) || Defs.count(Hexagon::P3_0)) { in checkPredicates()
403 if (LatePreds.count(P) > 1 || Defs.count(P)) { in checkPredicates()
530 unsigned Defs = HexagonMCInstrInfo::getDesc(MCII, Inst).getNumDefs(); in checkRegistersReadOnly() local
531 for (unsigned j = 0; j < Defs; ++j) { in checkRegistersReadOnly()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DReachingDefAnalysis.h84 auto &Defs = AllReachingDefs[MBBNumber][Unit];
85 Defs.insert(Defs.begin(), Def);
238 void getLiveOuts(MachineBasicBlock *MBB, Register Reg, InstSet &Defs,
240 void getLiveOuts(MachineBasicBlock *MBB, Register Reg, InstSet &Defs) const;
254 InstSet &Defs) const;
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DMemorySSAUpdater.cpp148 auto *Defs = MSSA->getWritableBlockDefs(MA->getBlock()); in getPreviousDefInBlock() local
151 if (Defs) { in getPreviousDefInBlock()
156 if (Iter != Defs->rend()) in getPreviousDefInBlock()
175 auto *Defs = MSSA->getWritableBlockDefs(BB); in getPreviousDefFromEnd() local
177 if (Defs) { in getPreviousDefFromEnd()
178 CachedPreviousDef.insert({BB, &*Defs->rbegin()}); in getPreviousDefFromEnd()
179 return &*Defs->rbegin(); in getPreviousDefFromEnd()
257 auto *Defs = MSSA->getBlockDefs(MU->getBlock()); in insertUse() local
258 (void)Defs; in insertUse()
259 assert((!Defs || (++Defs->begin() == Defs->end())) && in insertUse()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfoXqccmp.td81 let Defs = [X10, X11] in
92 let hasSideEffects = 0, mayLoad = 0, mayStore = 1, Uses = [X2], Defs = [X2] in
99 let hasSideEffects = 0, mayLoad = 0, mayStore = 1, Uses = [X2], Defs = [X2, X8] in
107 Uses = [X2], Defs = [X2] in
114 Uses = [X2], Defs = [X2, X10] in
122 Uses = [X2], Defs = [X2] in

123456789