| /freebsd/contrib/llvm-project/llvm/include/llvm/TableGen/ |
| H A D | DirectiveEmitter.h | 21 Def = DirectiveLanguages[0]; in DirectiveLanguage() 24 StringRef getName() const { return Def->getValueAsString("name"); } in getName() 27 return Def->getValueAsString("cppNamespace"); in getCppNamespace() 31 return Def->getValueAsString("directivePrefix"); in getDirectivePrefix() 35 return Def->getValueAsString("clausePrefix"); in getClausePrefix() 39 return Def->getValueAsString("clauseEnumSetClass"); in getClauseEnumSetClass() 43 return Def->getValueAsString("flangClauseBaseClass"); in getFlangClauseBaseClass() 47 return Def->getValueAsBit("makeEnumAvailableInNamespace"); in hasMakeEnumAvailableInNamespace() 51 return Def->getValueAsBit("enableBitmaskEnumInNamespace"); in hasEnableBitmaskEnumInNamespace() 73 const llvm::Record *Def; [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyLowerBrUnless.cpp | 76 MachineInstr *Def = MRI.getVRegDef(Cond); in runOnMachineFunction() local 77 switch (Def->getOpcode()) { in runOnMachineFunction() 80 Def->setDesc(TII.get(NE_I32)); in runOnMachineFunction() 84 Def->setDesc(TII.get(EQ_I32)); in runOnMachineFunction() 88 Def->setDesc(TII.get(LE_S_I32)); in runOnMachineFunction() 92 Def->setDesc(TII.get(LT_S_I32)); in runOnMachineFunction() 96 Def->setDesc(TII.get(GE_S_I32)); in runOnMachineFunction() 100 Def->setDesc(TII.get(GT_S_I32)); in runOnMachineFunction() 104 Def->setDesc(TII.get(LE_U_I32)); in runOnMachineFunction() 108 Def->setDesc(TII.get(LT_U_I32)); in runOnMachineFunction() [all …]
|
| H A D | WebAssemblyDebugValueManager.cpp | 24 WebAssemblyDebugValueManager::WebAssemblyDebugValueManager(MachineInstr *Def) in WebAssemblyDebugValueManager() argument 25 : Def(Def) { in WebAssemblyDebugValueManager() 26 if (!Def->getMF()->getFunction().getSubprogram()) in WebAssemblyDebugValueManager() 32 if (!Def->getOperand(0).isReg()) in WebAssemblyDebugValueManager() 34 CurrentReg = Def->getOperand(0).getReg(); in WebAssemblyDebugValueManager() 36 for (MachineBasicBlock::iterator MI = std::next(Def->getIterator()), in WebAssemblyDebugValueManager() 37 ME = Def->getParent()->end(); in WebAssemblyDebugValueManager() 70 if (Def->getParent() == Insert->getParent()) { in getSinkableDebugValues() 74 for (MachineBasicBlock::iterator MI = std::next(Def->getIterator()), in getSinkableDebugValues() 75 ME = Def->getParent()->end(); in getSinkableDebugValues() [all …]
|
| H A D | WebAssemblyRegStackify.cpp | 257 static bool shouldRematerialize(const MachineInstr &Def, in shouldRematerialize() argument 259 return Def.isAsCheapAsAMove() && TII->isTriviallyReMaterializable(Def); in shouldRematerialize() 269 if (MachineInstr *Def = MRI.getUniqueVRegDef(Reg)) in getVRegDef() local 270 return Def; in getVRegDef() 283 static bool hasOneNonDBGUse(unsigned Reg, MachineInstr *Def, in hasOneNonDBGUse() argument 293 LI.getVNInfoAt(LIS.getInstructionIndex(*Def).getRegSlot()); in hasOneNonDBGUse() 313 static bool isSafeToMove(const MachineOperand *Def, const MachineOperand *Use, in isSafeToMove() argument 317 const MachineInstr *DefI = Def->getParent(); in isSafeToMove() 333 if (Def != DefI->defs().begin()) in isSafeToMove() 524 MachineInstr *Def, MachineBasicBlock &MBB, in moveForSingleUse() argument [all …]
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/GlobalISel/ |
| H A D | PatternParser.cpp | 26 const Record &Def; member in llvm::gi::__anon6108bf6b0111::PrettyStackTraceParse 29 PrettyStackTraceParse(const Record &Def) : Def(Def) {} in PrettyStackTraceParse() argument 32 if (Def.isSubClassOf("GICombineRule")) in print() 33 OS << "Parsing GICombineRule '" << Def.getName() << '\''; in print() 34 else if (Def.isSubClassOf(PatFrag::ClassName)) in print() 35 OS << "Parsing " << PatFrag::ClassName << " '" << Def.getName() << '\''; in print() 37 OS << "Parsing '" << Def.getName() << '\''; in print() 140 const Record *Def = PFP->getOperatorAsDef(DiagLoc); in parseInstructionPattern() local 141 const PatFrag *PF = parsePatFrag(Def); in parseInstructionPattern() 250 const Record *Def = DefI->getDef(); in parseInstructionPatternOperand() local [all …]
|
| H A D | Patterns.cpp | 31 PT.Data.Def = R; in get() 66 return Data.Def; in getLLTRecord() 77 return Data.Def == Other.Data.Def; in operator ==() 90 return Data.Def->getName().str(); in str() 276 auto &Def = Table[OpName]; in addPattern() local 281 if (Def) { in addPattern() 286 Def = P; in addPattern() 307 const auto *Def = Table.at(Key); in print() local 309 << (Def ? Def->getName() : "<live-in>") << '\n'; in print() 474 PatFrag::PatFrag(const Record &Def) : Def(Def) { in PatFrag() argument [all …]
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | ExegesisEmitter.cpp | 48 void emitPfmCountersInfo(const Record &Def, 70 for (Record *Def : Records.getAllDerivedDefinitions("ProcPfmCounters")) { in collectPfmCounters() 74 Def->getValueAsListOfDefs("IssueCounters")) { in collectPfmCounters() 86 Def->getValueAsListOfDefs("ValidationCounters")) in collectPfmCounters() 89 AddPfmCounterName(Def->getValueAsDef("CycleCounter")); in collectPfmCounters() 90 AddPfmCounterName(Def->getValueAsDef("UopsCounter")); in collectPfmCounters() 119 void ExegesisEmitter::emitPfmCountersInfo(const Record &Def, in emitPfmCountersInfo() 123 Def.getValueAsDef("CycleCounter")->getValueAsString("Counter"); in emitPfmCountersInfo() 125 Def.getValueAsDef("UopsCounter")->getValueAsString("Counter"); in emitPfmCountersInfo() 127 Def in emitPfmCountersInfo() 103 emitPfmCountersInfo(const Record & Def,unsigned & IssueCountersTableOffset,raw_ostream & OS) const emitPfmCountersInfo() argument 154 __anon2157dad20302(const Record *Def) emitPfmCounters() argument 160 for (const Record *Def : PfmCounterDefs) { emitPfmCounters() local 171 for (const Record *Def : PfmCounterDefs) emitPfmCounters() local [all...] |
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | PeepholeOptimizer.cpp | 258 RegSubRegPair Def, RewriteMapTy &RewriteMap); 413 const MachineInstr *Def = nullptr; member in __anon776574090111::ValueTracker 469 Def = MRI.getVRegDef(Reg); in ValueTracker() 1175 RegSubRegPair Def, in getNewSource() argument 1178 RegSubRegPair LookupSrc(Def.Reg, Def.SubReg); in getNewSource() 1286 RegSubRegPair Def, RewriteMapTy &RewriteMap) { in rewriteSource() argument 1287 assert(!Def.Reg.isPhysical() && "We do not rewrite physical registers"); in rewriteSource() 1290 RegSubRegPair NewSrc = getNewSource(MRI, TII, Def, RewriteMap); in rewriteSource() 1293 const TargetRegisterClass *DefRC = MRI->getRegClass(Def.Reg); in rewriteSource() 1301 if (Def.SubReg) { in rewriteSource() [all …]
|
| H A D | ReachingDefAnalysis.cpp | 168 int Def = Incoming[Unit]; in reprocessBasicBlock() local 169 if (Def == ReachingDefDefaultVal) in reprocessBasicBlock() 174 if (*Start >= Def) in reprocessBasicBlock() 178 *Start = Def; in reprocessBasicBlock() 181 MBBReachingDefs[MBBNumber][Unit].insert(Start, Def); in reprocessBasicBlock() 186 if (MBBOutRegsInfos[MBBNumber][Unit] < Def - NumInsts) in reprocessBasicBlock() 187 MBBOutRegsInfos[MBBNumber][Unit] = Def - NumInsts; in reprocessBasicBlock() 253 for (int Def : RegUnitDefs) { in traverse() local 254 assert(Def > LastDef && "Defs must be sorted and unique"); in traverse() 255 LastDef = Def; in traverse() [all …]
|
| H A D | MachineCopyPropagation.cpp | 180 MCRegister Def = CopyOperands->Destination->getReg().asMCReg(); in clobberRegister() local 183 markRegsUnavailable(Def, TRI); in clobberRegister() 204 if (*itr == Def) { in clobberRegister() 234 MCRegister Def = CopyOperands->Destination->getReg().asMCReg(); in trackCopy() local 237 for (MCRegUnit Unit : TRI.regunits(Def)) in trackCopy() 245 if (!is_contained(Copy.DefRegs, Def)) in trackCopy() 246 Copy.DefRegs.push_back(Def); in trackCopy() 350 Register Def = CopyOperands->Destination->getReg(); in findLastSeenDefInCopy() local 351 if (!TRI.isSubRegisterEq(Def, Reg)) in findLastSeenDefInCopy() 359 if (MO.clobbersPhysReg(Def)) { in findLastSeenDefInCopy() [all …]
|
| H A D | DetectDeadLanes.cpp | 168 const MachineOperand &Def = MI.getOperand(0); in transferUsedLanes() local 169 Register DefReg = Def.getReg(); in transferUsedLanes() 203 const MachineOperand &Def = *MI.defs().begin(); in transferDefinedLanesStep() local 204 Register DefReg = Def.getReg(); in transferDefinedLanesStep() 214 DefinedLanes = transferDefinedLanes(Def, OpNum, DefinedLanes); in transferDefinedLanesStep() 227 const MachineOperand &Def, unsigned OpNum, LaneBitmask DefinedLanes) const { in transferDefinedLanes() argument 228 const MachineInstr &MI = *Def.getParent(); in transferDefinedLanes() 262 assert(Def.getSubReg() == 0 && in transferDefinedLanes() 264 DefinedLanes &= MRI->getMaxLaneMaskForVReg(Def.getReg()); in transferDefinedLanes() 274 const MachineOperand &Def = *MRI->def_begin(Reg); in determineInitialDefinedLanes() local [all …]
|
| H A D | MachineConvergenceVerifier.cpp | 40 const MachineOperand &Def = MI.getOperand(0); in checkConvergenceTokenProduced() local 42 Check(MRI.getUniqueVRegDef(Def.getReg()), in checkConvergenceTokenProduced() 61 const MachineInstr *Def = MRI.getUniqueVRegDef(OpReg); in findAndCheckConvergenceTokenUsed() local 62 if (!Def) in findAndCheckConvergenceTokenUsed() 64 if (getConvOp(*Def) == CONV_NONE) in findAndCheckConvergenceTokenUsed() 76 TokenDef = Def; in findAndCheckConvergenceTokenUsed()
|
| /freebsd/contrib/llvm-project/llvm/lib/WindowsManifest/ |
| H A D | WindowsManifestMerger.cpp | 125 for (xmlNsPtr Def = Node->nsDef; Def; Def = Def->next) { in search() local 126 if (Def->prefix && xmlStringsEqual(Def->href, HRef)) { in search() 127 return Def; in search() 153 if (xmlNsPtr Def = search(HRef, Node)) in searchOrDefine() local 154 return Def; in searchOrDefine() 155 if (xmlNsPtr Def = xmlNewNs(Node, HRef, getPrefixForHref(HRef))) in searchOrDefine() local 156 return Def; in searchOrDefine() 180 for (xmlNsPtr Def = Node->nsDef; Def; Def = Def->next) { in getNamespaceWithPrefix() local 181 if (xmlStringsEqual(Def->prefix, Prefix)) { in getNamespaceWithPrefix() 182 return Def; in getNamespaceWithPrefix() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUGlobalISelUtils.cpp | 22 MachineInstr *Def = getDefIgnoringCopies(Reg, MRI); in getBaseWithConstantOffset() local 23 if (Def->getOpcode() == TargetOpcode::G_CONSTANT) { in getBaseWithConstantOffset() 25 const MachineOperand &Op = Def->getOperand(1); in getBaseWithConstantOffset() 35 if (Def->getOpcode() == TargetOpcode::G_ADD) { in getBaseWithConstantOffset() 38 if (CheckNUW && !Def->getFlag(MachineInstr::NoUWrap)) { in getBaseWithConstantOffset() 43 if (mi_match(Def->getOperand(2).getReg(), MRI, m_ICst(Offset))) in getBaseWithConstantOffset() 44 return std::pair(Def->getOperand(1).getReg(), Offset); in getBaseWithConstantOffset() 47 if (mi_match(Def->getOperand(2).getReg(), MRI, m_Copy(m_ICst(Offset)))) in getBaseWithConstantOffset() 48 return std::pair(Def->getOperand(1).getReg(), Offset); in getBaseWithConstantOffset() 57 if (Def->getOpcode() == TargetOpcode::G_PTRTOINT) { in getBaseWithConstantOffset() [all …]
|
| H A D | SIFoldOperands.cpp | 660 MachineInstr *Def = MRI->getVRegDef(UseReg); in getRegSeqInit() local 661 if (!Def || !Def->isRegSequence()) in getRegSeqInit() 664 for (unsigned I = 1, E = Def->getNumExplicitOperands(); I < E; I += 2) { in getRegSeqInit() 665 MachineOperand *Sub = &Def->getOperand(I); in getRegSeqInit() 683 Defs.emplace_back(Sub, Def->getOperand(I + 1).getImm()); in getRegSeqInit() 717 MachineInstr *Def = MRI->getVRegDef(UseReg); in tryToFoldACImm() local 719 if (!UseOp.getSubReg() && Def && TII->isFoldableCopy(*Def)) { in tryToFoldACImm() 720 MachineOperand &DefOp = Def->getOperand(1); in tryToFoldACImm() 922 MachineOperand *Def = Defs[I].first; in foldOperand() local 924 if (Def->isImm() && in foldOperand() [all …]
|
| /freebsd/contrib/llvm-project/clang/lib/Format/ |
| H A D | MacroExpander.cpp | 60 Def.Name = Current->TokenText; in parse() 63 Def.ObjectLike = false; in parse() 70 return Def; in parse() 78 Def.Params.push_back(Current); in parseParams() 79 Def.ArgMap[Def.Params.back()->TokenText] = Def.Params.size() - 1; in parseParams() 102 Def.Body.push_back(Current); in parseTail() 105 Def.Body.push_back(Current); in parseTail() 117 Definition Def; member in clang::format::MacroExpander::DefinitionParser 173 const Definition &Def = OptionalArgs in expand() local 197 auto I = Def.ArgMap.find(Tok->TokenText); in expand() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVVectorPeephole.cpp | 87 MachineInstr *Def = MRI->getVRegDef(VL.getReg()); in convertToVLMAX() local 88 if (!Def) in convertToVLMAX() 94 if (Def->getOpcode() == RISCV::SLLI) { in convertToVLMAX() 95 assert(Def->getOperand(2).getImm() < 64); in convertToVLMAX() 96 ScaleFixed <<= Def->getOperand(2).getImm(); in convertToVLMAX() 97 Def = MRI->getVRegDef(Def->getOperand(1).getReg()); in convertToVLMAX() 98 } else if (Def->getOpcode() == RISCV::SRLI) { in convertToVLMAX() 99 assert(Def->getOperand(2).getImm() < 64); in convertToVLMAX() 100 ScaleFixed >>= Def->getOperand(2).getImm(); in convertToVLMAX() 101 Def = MRI->getVRegDef(Def->getOperand(1).getReg()); in convertToVLMAX() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlan.cpp | 83 VPValue::VPValue(const unsigned char SC, Value *UV, VPDef *Def) in VPValue() argument 84 : SubclassID(SC), UnderlyingVal(UV), Def(Def) { in VPValue() 85 if (Def) in VPValue() 86 Def->addDefinedValue(this); in VPValue() 91 if (Def) in ~VPValue() 92 Def->removeDefinedValue(this); in ~VPValue() 97 if (const VPRecipeBase *R = dyn_cast_or_null<VPRecipeBase>(Def)) in print() 104 const VPRecipeBase *Instr = dyn_cast_or_null<VPRecipeBase>(this->Def); in dump() 121 return cast_or_null<VPRecipeBase>(Def); in getDefiningRecipe() 125 return cast_or_null<VPRecipeBase>(Def); in getDefiningRecipe() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/IR/ |
| H A D | Dominators.cpp | 132 // dominates - Return true if Def dominates a use in User. This performs 133 // the special checks necessary if Def and User are in the same basic block. 134 // Note that Def doesn't dominate a use in Def itself! 137 const Instruction *Def = dyn_cast<Instruction>(DefV); in dominates() local 138 if (!Def) { in dominates() 145 const BasicBlock *DefBB = Def->getParent(); in dominates() 147 // Any unreachable use is dominated, even if Def == User. in dominates() 156 if (Def == User) in dominates() 163 if (isa<InvokeInst>(Def) || is in dominates() 174 dominates(const Instruction * Def,const BasicBlock * UseBB) const dominates() argument 269 const Instruction *Def = dyn_cast<Instruction>(DefV); dominates() local [all...] |
| H A D | ConvergenceVerifier.cpp | 63 auto *Def = dyn_cast<Instruction>(Token); in findAndCheckConvergenceTokenUsed() local 65 CheckOrNull(Def && getConvOp(*Def) != CONV_NONE, in findAndCheckConvergenceTokenUsed() 70 if (Def) in findAndCheckConvergenceTokenUsed() 71 Tokens[&I] = Def; in findAndCheckConvergenceTokenUsed() 73 return Def; in findAndCheckConvergenceTokenUsed()
|
| /freebsd/contrib/llvm-project/clang/utils/TableGen/ |
| H A D | SveEmitter.cpp | 1457 for (auto &Def : Defs) { in createBuiltins() local 1460 if (Def->getClassKind() != ClassG) { in createBuiltins() 1461 OS << "TARGET_BUILTIN(__builtin_sve_" << Def->getMangledName() << ", \"" in createBuiltins() 1462 << Def->getBuiltinTypeStr() << "\", \"n\", \""; in createBuiltins() 1463 Def->printGuard(OS); in createBuiltins() 1499 for (auto &Def : Defs) { in createCodeGenMap() local 1502 if (Def->getClassKind() == ClassG) in createCodeGenMap() 1505 uint64_t Flags = Def->getFlags(); in createCodeGenMap() 1508 std::string LLVMName = Def->getMangledLLVMName(); in createCodeGenMap() 1509 std::string Builtin = Def->getMangledName(); in createCodeGenMap() [all …]
|
| H A D | RISCVVEmitter.cpp | 427 for (auto &Def : Defs) { in createBuiltins() local 429 BuiltinMap.insert(std::make_pair(Def->getBuiltinName(), Def.get())); in createBuiltins() 432 if (P.first->second->hasBuiltinAlias() != Def->hasBuiltinAlias()) in createBuiltins() 434 else if (!Def->hasBuiltinAlias() && in createBuiltins() 435 P.first->second->getBuiltinTypeStr() != Def->getBuiltinTypeStr()) in createBuiltins() 439 OS << "RISCVV_BUILTIN(__builtin_rvv_" << Def->getBuiltinName() << ",\""; in createBuiltins() 440 if (!Def->hasBuiltinAlias()) in createBuiltins() 441 OS << Def->getBuiltinTypeStr(); in createBuiltins() 464 for (auto &Def : Defs) { in createCodeGen() local 465 StringRef CurIRName = Def->getIRName(); in createCodeGen() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64AdvSIMDScalarPass.cpp | 209 MachineRegisterInfo::def_instr_iterator Def = in isProfitableToTransform() local 211 assert(std::next(Def) == MRI->def_instr_end() && "Multiple def in SSA!"); in isProfitableToTransform() 212 MachineOperand *MOSrc0 = getSrcFromCopy(&*Def, MRI, SubReg0); in isProfitableToTransform() 222 MachineRegisterInfo::def_instr_iterator Def = in isProfitableToTransform() local 224 assert(std::next(Def) == MRI->def_instr_end() && "Multiple def in SSA!"); in isProfitableToTransform() 225 MachineOperand *MOSrc1 = getSrcFromCopy(&*Def, MRI, SubReg1); in isProfitableToTransform() 302 MachineRegisterInfo::def_instr_iterator Def = in transformInstruction() local 304 assert(std::next(Def) == MRI->def_instr_end() && "Multiple def in SSA!"); in transformInstruction() 305 MachineOperand *MOSrc0 = getSrcFromCopy(&*Def, MRI, SubReg0); in transformInstruction() 315 Def->eraseFromParent(); in transformInstruction() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/TableGen/ |
| H A D | JSONBackend.cpp | 76 if (auto *Def = dyn_cast<DefInit>(&I)) { in translateInit() local 78 obj["def"] = Def->getDef()->getName(); in translateInit() 139 auto &Def = *D.second; in run() local 144 for (const RecordVal &RV : Def.getValues()) { in run() 145 if (!Def.isTemplateArg(RV.getNameInit())) { in run() 156 for (const auto &SuperPair : Def.getSuperClasses()) in run() 161 obj["!anonymous"] = Def.isAnonymous(); in run() 164 for (const SMLoc Loc : Def.getLoc()) in run() 171 for (const auto &SuperPair : Def.getSuperClasses()) { in run()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | UnifyLoopExits.cpp | 118 auto Def = II.first; in INITIALIZE_PASS_DEPENDENCY() local 119 LLVM_DEBUG(dbgs() << "externally used: " << Def->getName() << "\n"); in INITIALIZE_PASS_DEPENDENCY() 121 PHINode::Create(Def->getType(), Incoming.size(), in INITIALIZE_PASS_DEPENDENCY() 122 Def->getName() + ".moved", LoopExitBlock->begin()); in INITIALIZE_PASS_DEPENDENCY() 125 if (Def->getParent() == In || DT.dominates(Def, In)) { in INITIALIZE_PASS_DEPENDENCY() 127 NewPhi->addIncoming(Def, In); in INITIALIZE_PASS_DEPENDENCY() 130 NewPhi->addIncoming(PoisonValue::get(Def->getType()), In); in INITIALIZE_PASS_DEPENDENCY() 137 U->replaceUsesOfWith(Def, NewPhi); in INITIALIZE_PASS_DEPENDENCY()
|