Searched refs:DS_READ (Results 1 – 2 of 2) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUIGroupLP.cpp | 75 DS_READ = 1u << 8, enumerator
79 DS_READ | DS_WRITE | TRANS,
1616 SchedGroupMask::DS_READ, 2, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
1740 SchedGroupMask::DS_READ, 2, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
2177 SchedGroupMask::DS_READ, 4, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
2188 SchedGroupMask::DS_READ, 1, PipelineSyncID, DAG, TII); in applyIGLPStrategy()
2427 else if (((SGMask & SchedGroupMask::DS_READ) != SchedGroupMask::NONE) && in canAddMI()
2639 InvertedMask &= ~SchedGroupMask::DS_READ & ~SchedGroupMask::DS_WRITE; in invertSchedBarrierMask()
2641 else if ((InvertedMask & SchedGroupMask::DS_READ) == SchedGroupMask::NONE || in invertSchedBarrierMask()
|
| H A D | SILoadStoreOptimizer.cpp | 75 DS_READ, enumerator
543 return DS_READ; in getInstClass()
813 case DS_READ: in setMI()
847 if ((InstClass == DS_READ) || (InstClass == DS_WRITE)) { in setMI()
1077 if ((CI.InstClass != DS_READ) && (CI.InstClass != DS_WRITE)) { in offsetsCanBeCombined()
1249 if (CI.InstClass == DS_READ || CI.InstClass == DS_WRITE) in checkAndPrepareMerge()
2476 case DS_READ: in optimizeInstsWithSameBaseAddr()
|