Searched refs:CvtSrc (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUPostLegalizerCombiner.cpp | 350 Register CvtSrc = MatchInfo.CvtVal; in applyCvtF32UByteN() local
354 CvtSrc = B.buildAnyExt(S32, CvtSrc).getReg(0); in applyCvtF32UByteN()
358 B.buildInstr(NewOpc, {MI.getOperand(0)}, {CvtSrc}, MI.getFlags()); in applyCvtF32UByteN()
|
| H A D | AMDGPUISelLowering.cpp | 5130 SDValue CvtSrc = N0.getOperand(0); in performFNegCombine() local
5131 if (CvtSrc.getOpcode() == ISD::FNEG) { in performFNegCombine()
5134 return DAG.getNode(Opc, SL, VT, CvtSrc.getOperand(0)); in performFNegCombine()
5142 SDValue Neg = DAG.getNode(ISD::FNEG, SL, CvtSrc.getValueType(), CvtSrc); in performFNegCombine()
5146 SDValue CvtSrc = N0.getOperand(0); in performFNegCombine() local
5148 if (CvtSrc.getOpcode() == ISD::FNEG) { in performFNegCombine()
5151 CvtSrc.getOperand(0), N0.getOperand(1)); in performFNegCombine()
5158 SDValue Neg = DAG.getNode(ISD::FNEG, SL, CvtSrc.getValueType(), CvtSrc); in performFNegCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 17399 SDValue CvtSrc = N1.getOperand(0); in visitFSUBForFMACombine() local
17400 SDValue N100 = CvtSrc.getOperand(0); in visitFSUBForFMACombine()
17401 SDValue N101 = CvtSrc.getOperand(1); in visitFSUBForFMACombine()
17402 SDValue N102 = CvtSrc.getOperand(2); in visitFSUBForFMACombine()
17405 CvtSrc.getValueType())) { in visitFSUBForFMACombine()
|