Searched refs:Const1 (Results 1 – 5 of 5) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/IR/ |
| H A D | DIExpressionOptimizer.cpp | 45 foldOperationIfPossible(uint64_t Const1, uint64_t Const2, in foldOperationIfPossible() argument
51 auto Result = SaturatingAdd(Const1, Const2, &ResultOverflowed); in foldOperationIfPossible()
57 if (Const1 < Const2) in foldOperationIfPossible()
59 return Const1 - Const2; in foldOperationIfPossible()
63 static_cast<uint64_t>(countl_zero(Const1)) < Const2) in foldOperationIfPossible()
65 return Const1 << Const2; in foldOperationIfPossible()
69 static_cast<uint64_t>(countr_zero(Const1)) < Const2) in foldOperationIfPossible()
71 return Const1 >> Const2; in foldOperationIfPossible()
74 auto Result = SaturatingMultiply(Const1, Const2, &ResultOverflowed); in foldOperationIfPossible()
81 return Const1 / Const2; in foldOperationIfPossible()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 1004 SDValue Const1; in performORCombine() local
1007 Const1 = DAG.getConstant(SMPos0, DL, MVT::i32); in performORCombine()
1009 SecondOperand, Const1); in performORCombine()
2493 SDValue Const1 = DAG.getConstant(1, DL, MVT::i32); in lowerFCOPYSIGN32() local
2502 Const1); in lowerFCOPYSIGN32()
2506 Const1); in lowerFCOPYSIGN32()
2511 SDValue E = DAG.getNode(MipsISD::Ext, DL, MVT::i32, Y, Const31, Const1); in lowerFCOPYSIGN32()
2512 Res = DAG.getNode(MipsISD::Ins, DL, MVT::i32, E, Const31, Const1, X); in lowerFCOPYSIGN32()
2519 SDValue SllX = DAG.getNode(ISD::SHL, DL, MVT::i32, X, Const1); in lowerFCOPYSIGN32()
2520 SDValue SrlX = DAG.getNode(ISD::SRL, DL, MVT::i32, SllX, Const1); in lowerFCOPYSIGN32()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 3122 SDValue Const1 = DAG.getConstant(1, DL, MVT::i64); in lowerEXTRACT_VECTOR_ELT() local
3123 SDValue HalfIdx = DAG.getNode(ISD::SRL, DL, MVT::i64, {Idx, Const1}); in lowerEXTRACT_VECTOR_ELT()
3126 SDValue AndIdx = DAG.getNode(ISD::AND, DL, MVT::i64, {Idx, Const1}); in lowerEXTRACT_VECTOR_ELT()
3127 SDValue Shift = DAG.getNode(ISD::XOR, DL, MVT::i64, {AndIdx, Const1}); in lowerEXTRACT_VECTOR_ELT()
3180 SDValue Const1 = DAG.getConstant(1, DL, MVT::i64); in lowerINSERT_VECTOR_ELT() local
3181 SDValue HalfIdx = DAG.getNode(ISD::SRL, DL, MVT::i64, {Idx, Const1}); in lowerINSERT_VECTOR_ELT()
3184 SDValue AndIdx = DAG.getNode(ISD::AND, DL, MVT::i64, {Idx, Const1}); in lowerINSERT_VECTOR_ELT()
3185 SDValue Shift = DAG.getNode(ISD::XOR, DL, MVT::i64, {AndIdx, Const1}); in lowerINSERT_VECTOR_ELT()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | CodeGenPrepare.cpp | 8838 bool Const1 = isa<ConstantInt>(Op1) || isa<ConstantFP>(Op1) || in optimizeInst() local
8840 if (Const0 || Const1) { in optimizeInst()
8841 if (!Const0 || !Const1) { in optimizeInst()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 2550 auto Const1 = B.buildConstant(S32, ExpBits); in extractF64Exponent() local
2555 .addUse(Const1.getReg(0)); in extractF64Exponent()
|