Home
last modified time | relevance | path

Searched refs:CondOpcode (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp2333 unsigned CondOpcode = Cond.getOpcode(); in LowerSELECT() local
2334 if (CondOpcode == M68kISD::SETCC || CondOpcode == M68kISD::SETCC_CARRY) { in LowerSELECT()
2346 } else if (isOverflowArithmetic(CondOpcode)) { in LowerSELECT()
2485 unsigned CondOpcode = Cond.getOpcode(); in LowerBRCOND() local
2486 if (CondOpcode == M68kISD::SETCC || CondOpcode == M68kISD::SETCC_CARRY) { in LowerBRCOND()
2509 CondOpcode = Cond.getOpcode(); in LowerBRCOND()
2510 if (isOverflowArithmetic(CondOpcode)) { in LowerBRCOND()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonInstrInfo.cpp3605 int CondOpcode = Hexagon::getPredOpcode(Opc, inPredSense); in getCondOpcode() local
3606 if (CondOpcode >= 0) // Valid Conditional opcode/instruction in getCondOpcode()
3607 return CondOpcode; in getCondOpcode()
/freebsd/contrib/llvm-project/clang/lib/Sema/
H A DSemaExpr.cpp8791 BinaryOperatorKind CondOpcode; in DiagnoseConditionalPrecedence() local
8794 if (!IsArithmeticBinaryExpr(Condition, &CondOpcode, &CondRHS)) in DiagnoseConditionalPrecedence()
8802 unsigned DiagID = BinaryOperator::isBitwiseOp(CondOpcode) in DiagnoseConditionalPrecedence()
8808 << BinaryOperator::getOpcodeStr(CondOpcode); in DiagnoseConditionalPrecedence()
8813 << BinaryOperator::getOpcodeStr(CondOpcode), in DiagnoseConditionalPrecedence()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp25101 unsigned CondOpcode = Cond.getOpcode(); in LowerSELECT() local
25102 if (CondOpcode == X86ISD::SETCC || in LowerSELECT()
25103 CondOpcode == X86ISD::SETCC_CARRY) { in LowerSELECT()
25117 } else if (CondOpcode == ISD::USUBO || CondOpcode == ISD::SSUBO || in LowerSELECT()
25118 CondOpcode == ISD::UADDO || CondOpcode == ISD::SADDO || in LowerSELECT()
25119 CondOpcode == ISD::UMULO || CondOpcode == ISD::SMULO) { in LowerSELECT()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp24713 unsigned CondOpcode = SubsNode->getOpcode(); in performCONDCombine() local
24715 if (CondOpcode != AArch64ISD::SUBS || SubsNode->hasAnyUseOfValue(0) || in performCONDCombine()
24779 SDValue NewValue = DAG.getNode(CondOpcode, SDLoc(SubsNode), VTs, Ops); in performCONDCombine()