Searched refs:CombinedOffset (Results 1 – 6 of 6) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVFoldMemOffset.cpp | 205 int64_t CombinedOffset = (uint64_t)LocalOffset + (uint64_t)I->second; in foldOffset() local
206 if (!isInt<12>(CombinedOffset)) in foldOffset()
209 FoldableInstrs[&User] = CombinedOffset; in foldOffset()
|
| H A D | RISCVISelDAGToDAG.cpp | 2881 int64_t CombinedOffset = CVal + GA->getOffset(); in SelectAddrRegImm() local
2885 CombinedOffset, GA->getTargetFlags()); in SelectAddrRegImm()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.h | 75 unsigned setBufferOffsets(MachineIRBuilder &B, Register CombinedOffset,
|
| H A D | AMDGPURegisterBankInfo.cpp | 1257 MachineIRBuilder &B, Register CombinedOffset, Register &VOffsetReg, in setBufferOffsets() argument
1263 getIConstantVRegSExtVal(CombinedOffset, *MRI)) { in setBufferOffsets()
1280 AMDGPU::getBaseWithConstantOffset(*MRI, CombinedOffset); in setBufferOffsets()
1304 MachineInstr *Add = getOpcodeDef(AMDGPU::G_ADD, CombinedOffset, *MRI); in setBufferOffsets()
1327 if (getRegBank(CombinedOffset, *MRI, *TRI) == &AMDGPU::VGPRRegBank) { in setBufferOffsets()
1328 VOffsetReg = CombinedOffset; in setBufferOffsets()
1330 VOffsetReg = B.buildCopy(S32, CombinedOffset).getReg(0); in setBufferOffsets()
|
| H A D | SIISelLowering.h | 271 void setBufferOffsets(SDValue CombinedOffset, SelectionDAG &DAG,
|
| H A D | SIISelLowering.cpp | 10689 void SITargetLowering::setBufferOffsets(SDValue CombinedOffset, in setBufferOffsets() argument
10693 SDLoc DL(CombinedOffset); in setBufferOffsets()
10694 if (auto *C = dyn_cast<ConstantSDNode>(CombinedOffset)) { in setBufferOffsets()
10704 if (DAG.isBaseWithConstantOffset(CombinedOffset)) { in setBufferOffsets()
10705 SDValue N0 = CombinedOffset.getOperand(0); in setBufferOffsets()
10706 SDValue N1 = CombinedOffset.getOperand(1); in setBufferOffsets()
10722 Offsets[0] = CombinedOffset; in setBufferOffsets()
|