Home
last modified time | relevance | path

Searched refs:CLKID_FCLK_DIV4 (Results 1 – 25 of 30) sorted by relevance

12

/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/
H A Damlogic,c3-pll-clkc.h19 #define CLKID_FCLK_DIV4 9 macro
H A Daxg-clkc.h15 #define CLKID_FCLK_DIV4 4 macro
H A Dmeson8b-clkc.h14 #define CLKID_FCLK_DIV4 7 macro
H A Dg12a-clkc.h15 #define CLKID_FCLK_DIV4 4 macro
H A Dgxbb-clkc.h14 #define CLKID_FCLK_DIV4 6 macro
/freebsd/sys/contrib/device-tree/src/arm64/amlogic/
H A Dmeson-gx-libretech-pc.dtsi348 clocks = <&clkc CLKID_FCLK_DIV4>;
356 clocks = <&clkc CLKID_FCLK_DIV4>;
364 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxm-khadas-vim2.dts292 clocks = <&clkc CLKID_FCLK_DIV4>;
300 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxl-s905x-hwacom-amazetv.dts118 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxl-s905x-nexbox-a95x.dts148 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxl-s905x-p212.dtsi104 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxbb-p20x.dtsi153 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxl-s905w-jethome-jethub-j80.dts119 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxm-rbox-pro.dts195 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxbb-wetek.dtsi188 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxbb-nexbox-a95x.dts244 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxl-s805x-p241.dts283 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxbb-vega-s95.dtsi225 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gx-p23x-q20x.dtsi243 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-gxl.dtsi787 clocks = <&clkc CLKID_FCLK_DIV4>;
846 <&clkc CLKID_FCLK_DIV4>,
H A Dmeson-gxbb-nanopi-k2.dts301 clocks = <&clkc CLKID_FCLK_DIV4>;
H A Dmeson-g12.dtsi84 <&clkc CLKID_FCLK_DIV4>,
H A Dmeson-axg.dtsi1281 assigned-clock-parents = <&clkc CLKID_FCLK_DIV4>,
1284 <&clkc CLKID_FCLK_DIV4>,
1344 <&clkc CLKID_FCLK_DIV4>,
H A Dmeson-sm1.dtsi164 <&clkc CLKID_FCLK_DIV4>,
H A Damlogic-c3.dtsi128 <&clkc_pll CLKID_FCLK_DIV4>,
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Damlogic,axg-audio-clkc.txt47 <&clkc CLKID_FCLK_DIV4>,

12