Searched refs:BaseOpB (Results 1 – 5 of 5) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.cpp | 103 const MachineOperand *BaseOpA = nullptr, *BaseOpB = nullptr; in areMemAccessesTriviallyDisjoint() local
108 getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, WidthB, TRI)) { in areMemAccessesTriviallyDisjoint()
109 if (BaseOpA->isIdenticalTo(*BaseOpB)) { in areMemAccessesTriviallyDisjoint()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachinePipeliner.cpp | 3024 const MachineOperand *BaseOpB, *BaseOpO; in mayOverlapInLaterIter() local
3028 if (!TII->getMemOperandWithOffset(*BaseMI, BaseOpB, OffsetB, in mayOverlapInLaterIter()
3037 if (!BaseOpB->isIdenticalTo(*BaseOpO)) { in mayOverlapInLaterIter()
3041 if (!BaseOpB->isReg() || !BaseOpO->isReg()) in mayOverlapInLaterIter()
3043 Register RegB = BaseOpB->getReg(), RegO = BaseOpO->getReg(); in mayOverlapInLaterIter()
3047 MachineInstr *DefB = MRI.getVRegDef(BaseOpB->getReg()); in mayOverlapInLaterIter()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.cpp | 3305 const MachineOperand *BaseOpA = nullptr, *BaseOpB = nullptr; in areMemAccessesTriviallyDisjoint() local
3310 getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, WidthB, TRI)) { in areMemAccessesTriviallyDisjoint()
3311 if (BaseOpA->isIdenticalTo(*BaseOpB)) { in areMemAccessesTriviallyDisjoint()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 5808 const MachineOperand *BaseOpA = nullptr, *BaseOpB = nullptr; in areMemAccessesTriviallyDisjoint() local
5813 getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, WidthB, TRI)) { in areMemAccessesTriviallyDisjoint()
5814 if (BaseOpA->isIdenticalTo(*BaseOpB)) { in areMemAccessesTriviallyDisjoint()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 1209 const MachineOperand *BaseOpA = nullptr, *BaseOpB = nullptr; in areMemAccessesTriviallyDisjoint() local
1230 getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, OffsetBIsScalable, in areMemAccessesTriviallyDisjoint()
1232 if (BaseOpA->isIdenticalTo(*BaseOpB) && in areMemAccessesTriviallyDisjoint()
|