Home
last modified time | relevance | path

Searched refs:BaseOp1 (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonSubtarget.cpp410 MachineOperand *BaseOp1 = HII.getBaseAndOffset(L1, Offset1, Size1); in apply() local
411 if (BaseOp1 == nullptr || !BaseOp1->isReg() || !Size0.hasValue() || in apply()
412 Size1.getValue() >= 32 || BaseOp0->getReg() != BaseOp1->getReg()) in apply()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.cpp2918 const MachineOperand &BaseOp1 = *BaseOps1.front(); in shouldClusterMemOps() local
2920 assert((BaseOp1.isReg() || BaseOp1.isFI()) && in shouldClusterMemOps()
2931 if ((BaseOp1.isReg() != BaseOp2.isReg()) || in shouldClusterMemOps()
2932 (BaseOp1.isReg() && BaseOp1.getReg() != BaseOp2.getReg()) || in shouldClusterMemOps()
2933 (BaseOp1.isFI() && BaseOp1.getIndex() != BaseOp2.getIndex())) in shouldClusterMemOps()
2938 const MachineInstr &FirstLdSt = *BaseOp1.getParent(); in shouldClusterMemOps()
2962 assert(Base1 == &BaseOp1 && Base2 == &BaseOp2 && in shouldClusterMemOps()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.cpp4902 const MachineOperand &BaseOp1 = *BaseOps1.front(); in shouldClusterMemOps() local
4904 const MachineInstr &FirstLdSt = *BaseOp1.getParent(); in shouldClusterMemOps()
4906 if (BaseOp1.getType() != BaseOp2.getType()) in shouldClusterMemOps()
4909 assert((BaseOp1.isReg() || BaseOp1.isFI()) && in shouldClusterMemOps()
4913 if (BaseOp1.isReg() && BaseOp1.getReg() != BaseOp2.getReg()) in shouldClusterMemOps()
4950 if (BaseOp1.isFI()) { in shouldClusterMemOps()
4951 assert((!BaseOp1.isIdenticalTo(BaseOp2) || Offset1 <= Offset2) && in shouldClusterMemOps()
4956 return shouldClusterFI(MFI, BaseOp1.getIndex(), Offset1, FirstOpc, in shouldClusterMemOps()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachinePipeliner.cpp1015 const MachineOperand *BaseOp1, *BaseOp2; in hasLoopCarriedMemDep() local
1018 if (TII->getMemOperandWithOffset(SrcMI, BaseOp1, Offset1, Offset1IsScalable, in hasLoopCarriedMemDep()
1022 if (BaseOp1->isIdenticalTo(*BaseOp2) && in hasLoopCarriedMemDep()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DSLPVectorizer.cpp1283 static bool areCompatibleCmpOps(Value *BaseOp0, Value *BaseOp1, Value *Op0, in areCompatibleCmpOps() argument
1286 (isConstant(BaseOp1) && isConstant(Op1)) || in areCompatibleCmpOps()
1288 !isa<Instruction>(BaseOp1) && !isa<Instruction>(Op1)) || in areCompatibleCmpOps()
1289 BaseOp0 == Op0 || BaseOp1 == Op1 || in areCompatibleCmpOps()
1291 getSameOpcode({BaseOp1, Op1}, TLI); in areCompatibleCmpOps()
1306 Value *BaseOp1 = BaseCI->getOperand(1); in isCmpSameOrSwapped() local
1311 areCompatibleCmpOps(BaseOp0, BaseOp1, Op0, Op1, TLI)) || in isCmpSameOrSwapped()
1313 areCompatibleCmpOps(BaseOp0, BaseOp1, Op1, Op0, TLI)); in isCmpSameOrSwapped()