| /freebsd/contrib/llvm-project/clang/lib/CodeGen/TargetBuiltins/ |
| H A D | DirectX.cpp | 32 Value *BX = Builder.CreateExtractElement(B, Builder.getSize(0)); in EmitDirectXBuiltinExpr() local 38 ArrayRef<Value *>{Acc, AX, AY, BX, BY}, nullptr, "dx.dot2add"); in EmitDirectXBuiltinExpr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonBitTracker.cpp | 687 uint16_t BX = im(2); in evaluate() local 688 RC[BX] = RC[BX].is(0) ? BT::BitValue::One in evaluate() 689 : RC[BX].is(1) ? BT::BitValue::Zero in evaluate() 696 uint16_t BX = im(2); in evaluate() local 699 RegisterCell RZ = RegisterCell(W0).fill(BX, W1, Zero) in evaluate() 700 .fill(W1+(W1-BX), W0, Zero); in evaluate() 701 RegisterCell BF1 = eXTR(rc(1), 0, BX), BF2 = eXTR(rc(1), BX, W1); in evaluate()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoVSDPatterns.td | 46 defvar load_instr = !cast<Instruction>("PseudoVLM_V_"#m.BX); 47 defvar store_instr = !cast<Instruction>("PseudoVSM_V_"#m.BX); 1168 (!cast<Instruction>("PseudoVMAND_MM_"#mti.BX) 1171 (!cast<Instruction>("PseudoVMOR_MM_"#mti.BX) 1174 (!cast<Instruction>("PseudoVMXOR_MM_"#mti.BX) 1178 (!cast<Instruction>("PseudoVMNAND_MM_"#mti.BX) 1181 (!cast<Instruction>("PseudoVMNOR_MM_"#mti.BX) 1184 (!cast<Instruction>("PseudoVMXNOR_MM_"#mti.BX) 1188 (!cast<Instruction>("PseudoVMANDN_MM_"#mti.BX) 1191 (!cast<Instruction>("PseudoVMORN_MM_"#mti.BX) [all …]
|
| H A D | RISCVInstrInfoVVLPatterns.td | 2809 (!cast<Instruction>("PseudoVMSET_M_" # mti.BX) GPR:$vl, mti.Log2SEW)>; 2811 (!cast<Instruction>("PseudoVMCLR_M_" # mti.BX) GPR:$vl, mti.Log2SEW)>; 2814 (!cast<Instruction>("PseudoVMAND_MM_" # mti.BX) 2817 (!cast<Instruction>("PseudoVMOR_MM_" # mti.BX) 2820 (!cast<Instruction>("PseudoVMXOR_MM_" # mti.BX) 2826 (!cast<Instruction>("PseudoVMANDN_MM_" # mti.BX) 2831 (!cast<Instruction>("PseudoVMORN_MM_" # mti.BX) 2837 (!cast<Instruction>("PseudoVMXNOR_MM_" # mti.BX) 2843 (!cast<Instruction>("PseudoVMNAND_MM_" # mti.BX) 2848 (!cast<Instruction>("PseudoVMNOR_MM_" # mti.BX) [all …]
|
| H A D | RISCVInstrInfoVPseudos.td | 416 string BX = Bx; // Appendix of mask operations. 1895 def "_V_" # mti.BX : VPseudoUSLoadNoMask<VR, EEW=1, sewop=sew_mask>, 1971 def "_V_" # mti.BX : VPseudoUSStoreNoMask<VR, EEW=1, sewop=sew_mask>, 2026 def "_M_" # mti.BX : VPseudoUnaryNoMaskGPROut, 2028 def "_M_" # mti.BX # "_MASK" : VPseudoUnaryMaskGPROut, 2039 def "_M_" #mti.BX : VPseudoUnaryNoMaskGPROut, 2041 def "_M_" # mti.BX # "_MASK" : VPseudoUnaryMaskGPROut, 2053 def "_M_" # mti.BX : VPseudoUnaryNoMaskNoPolicy<VR, VR, constraint>, 2056 def "_M_" # mti.BX # "_MASK" : VPseudoUnaryMask<VR, VR, constraint, 2081 def "_M_" # mti.BX : VPseudoNullaryPseudoM<BaseInst # "_MM">, [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86MCTargetDesc.cpp | 191 {codeview::RegisterId::BX, X86::BX}, in initLLVMToSEHAndCVRegMapping() 782 SUB_SUPER(BL, BX, EBX, RBX, R) in getX86SubSuperRegister() 848 B_SUB_SUPER(BX) in getX86SubSuperRegister()
|
| /freebsd/sys/dev/acpica/ |
| H A D | acpi_quirks | 404 oem: FADT "INTEL " "440BX " 469 oem: FADT "SONY " "440BX CR"
|
| /freebsd/contrib/libpcap/msdos/ |
| H A D | pkt_rx1.s | 74 ; BX has client handle (stored in RX_ELEMENT.handle).
|
| H A D | pkt_rx0.asm | 118 ; BX has client handle (stored in RX_ELEMENT.handle).
|
| /freebsd/sys/i386/i386/ |
| H A D | bpf_jit_machdep.h | 52 #define BX 3 macro
|
| H A D | db_disasm.c | 64 #define BX 11 /* (bx) */ macro 819 /*d7*/ { "xlat", false, BYTE, op1(BX), 0 }, 1386 case BX: in db_disasm()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/Disassembler/ |
| H A D | X86DisassemblerDecoder.h | 159 ENTRY(BX) \ 189 ENTRY(BX) \
|
| H A D | X86Disassembler.cpp | 2241 baseReg = MCOperand::createReg(X86::BX); in translateRMMemory() 2245 baseReg = MCOperand::createReg(X86::BX); in translateRMMemory()
|
| /freebsd/sys/amd64/amd64/ |
| H A D | bpf_jit_machdep.h | 77 #define BX 3 macro
|
| H A D | db_disasm.c | 77 #define BX 11 /* (bx) */ macro 924 /*d7*/ { "xlat", false, BYTE, op1(BX), 0 }, 1621 case BX: in db_disasm()
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | sc8280xp-lenovo-thinkpad-x13s.dts | 723 firmware-name = "qcom/sc8280xp/LENOVO/21BX/qcdxkmsuc8280.mbn"; 1170 firmware-name = "qcom/sc8280xp/LENOVO/21BX/qcadsp8280.mbn"; 1176 firmware-name = "qcom/sc8280xp/LENOVO/21BX/qccdsp8280.mbn"; 1182 firmware-name = "qcom/sc8280xp/LENOVO/21BX/qcslpi8280.mbn";
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86RegisterInfo.td | 192 def BX : X86Reg<"bx", 3, [BL,BH]>; 240 def EBX : X86Reg<"ebx", 3, [BX, HBX]>, DwarfRegNum<[-2, 3, 3]>; 569 (add AX, CX, DX, SI, DI, BX, BP, SP, R8W, R9W, R10W, 633 def GR16_ABCD : RegisterClass<"X86", [i16], 16, (add AX, CX, DX, BX)>; 653 (add AX, CX, DX, SI, DI, BX, BP, SP)>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedTSV110.td | 444 def : InstRW<[TSV110Wr_4cyc_1LdSt], (instregex "^LDRS(BW|BX|HW|HX|W)ui$")>; 447 def : InstRW<[WriteAdr, TSV110Wr_4cyc_1LdSt], (instregex "^LDRS(BW|BX|HW|HX|W)(post|pre)$")>; 451 def : InstRW<[TSV110Wr_4cyc_1LdSt], (instregex "^LDTRS(BW|BX|HW|HX|W)i$")>; 452 def : InstRW<[TSV110Wr_4cyc_1LdSt], (instregex "^LDURS(BW|BX|HW|HX|W)i$")>;
|
| H A D | AArch64SchedFalkorDetails.td | 1191 (instregex "^LDRS(BW|BX|HW|HX|W)ui$")>; 1193 (instregex "^LDRS(BW|BX|HW|HX|W)(post|pre)$")>; 1195 (instregex "^LDRS(BW|BX|HW|HX|W)ro(W|X)$")>; 1199 (instregex "^LDTRS(BW|BX|HW|HX|W)i$")>; 1201 (instregex "^LDURS(BW|BX|HW|HX|W)i$")>;
|
| H A D | AArch64SchedKryoDetails.td | 1510 (instregex "LDRS(BW|BX|HW|HX|W)ui")>; 1516 (instregex "LDRS(BW|BX|HW|HX|W)ro(W|X)")>; 1522 (instregex "LDRS(BW|BX|HW|HX|W)(post|pre)")>; 1540 (instregex "LDTRS(BW|BX|HW|HX|W)i")>;
|
| H A D | AArch64SchedAmpere1.td | 970 (instregex "LDTRS(BW|BX|HW|HX|W)i")>; 974 (instregex "LDURS(BW|BX|HW|HX|W)i")>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMSLSHardening.cpp | 235 BuildMI(Entry, DebugLoc(), TII->get(ARM::BX)) in populateThunk()
|
| H A D | ARMBaseInstrInfo.h | 650 return Opc == ARM::BX || Opc == ARM::MOVPCRX || Opc == ARM::tBRIND; in isIndirectBranchOpcode()
|
| /freebsd/contrib/llvm-project/lldb/source/Plugins/SymbolFile/NativePDB/ |
| H A D | CodeViewRegisterMapping.cpp | 678 case llvm::codeview::RegisterId::BX: in GetRegisterSize()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/DebugInfo/CodeView/ |
| H A D | CodeViewRegisters.def | 64 CV_REGISTER(BX, 12)
|