| /freebsd/tools/kerneldoc/subsys/ |
| H A D | Doxyfile-dev_bge | 6 PROJECT_NAME = "FreeBSD kernel BGE device code"
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchInstrInfo.cpp | 335 case LoongArch::BGE: in isBranchOffsetInRange()
503 return LoongArch::BGE; in getOppositeBranchOpc()
504 case LoongArch::BGE: in getOppositeBranchOpc()
|
| H A D | LoongArchExpandAtomicPseudoInsts.cpp | 423 BuildMI(LoopHeadMBB, DL, TII->get(LoongArch::BGE)) in expandAtomicMinMaxOp()
431 BuildMI(LoopHeadMBB, DL, TII->get(LoongArch::BGE)) in expandAtomicMinMaxOp()
|
| H A D | LoongArchInstrInfo.td | 823 def BGE : BrCC_2RI16<0x64000000>;
1443 def : BccPat<setge, BGE>;
1454 def : BccSwapPat<setle, BGE>;
2244 (BGE GPR:$rd, GPR:$rj, simm16_lsl2_br:$imm16), 0>;
2252 (BGE R0, GPR:$rj, simm16_lsl2_br:$imm16), 0>;
2254 (BGE GPR:$rd, R0, simm16_lsl2_br:$imm16), 0>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/ |
| H A D | RISCVAsmBackend.cpp | 192 case RISCV::BGE: in relaxInstruction()
364 case RISCV::BGE: in getRelaxedOpcode()
|
| H A D | RISCVMCCodeEmitter.cpp | 233 return RISCV::BGE; in getInvertedBranchOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVExpandAtomicPseudoInsts.cpp | 501 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BGE)) in expandAtomicMinMaxOp()
509 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BGE)) in expandAtomicMinMaxOp()
|
| H A D | RISCVInstrInfo.td | 631 def BGE : BranchCC_rri<0b101, "bge">;
911 (BGE X0, GPR:$rs, simm13_lsb0:$offset)>;
913 (BGE GPR:$rs, X0, simm13_lsb0:$offset)>;
926 (BGE GPR:$rt, GPR:$rs, simm13_lsb0:$offset), 0>;
1457 defm : BccPat<SETGE, BGE>;
|
| H A D | RISCVAsmPrinter.cpp | 720 MCInstBuilder(RISCV::BGE) in EmitHwasanMemaccessSymbols()
|
| H A D | RISCVInstrInfo.cpp | 859 case RISCV::BGE: in getCondFromBranchOpc()
894 return RISCV::BGE; in getBrCond()
1277 case RISCV::BGE: in isBranchOffsetInRange()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/MCTargetDesc/ |
| H A D | LoongArchMCCodeEmitter.cpp | 312 case LoongArch::BGE: in getExprOpValue()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
| H A D | XtensaISelLowering.cpp | 534 return Xtensa::BGE; in getBranchOpcode()
538 return Xtensa::BGE; in getBranchOpcode()
|
| H A D | XtensaInstrInfo.td | 324 def BGE : Branch_RR<0x0A, "bge", SETGE>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsInstrInfo.cpp | 508 case Mips::BGE: in getEquivalentCompactForm()
|
| H A D | MipsInstrInfo.td | 2965 def BGE : CondBranchPseudo<"bge">;
|
| /freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/RISCV/ |
| H A D | EmulateInstructionRISCV.cpp | 52 constexpr uint32_t BGE = 0b101; variable
176 case BGE: in CompareB()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 2488 case Mips::BGE: in tryExpandInstruction()
3995 PseudoOpcode = Mips::BGE; in expandCondBranches()
4068 case Mips::BGE: in expandCondBranches()
4113 if (PseudoOpcode == Mips::BGE) { in expandCondBranches()
|
| /freebsd/share/misc/ |
| H A D | pci_vendors | 18548 0024 Silicom Dual port Giga Ethernet BGE Bypass Server Adapter
18549 0025 Silicom Quad port Giga Ethernet BGE Bypass Server Adapter
18562 0034 Silicom Dual port Copper Giga Ethernet PCI-E BGE Bypass Server Adapter
18563 0035 Silicom Quad port Copper Giga Ethernet PCI-E BGE Bypass Server Adapter
18564 0036 Silicom Dual port Fiber Giga Ethernet PCI-E BGE Bypass Server Adapter
18570 003c Silicom Dual port Copper Ethernet PCI-X BGE based Bypass Server Adapter (PXG2BPRB)
|