Searched refs:BF16_TO_FP (Results 1 – 14 of 14) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 994 BF16_TO_FP, enumerator
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 424 case ISD::BF16_TO_FP: return "bf16_to_fp"; in getOperationName()
|
| H A D | LegalizeDAG.cpp | 921 DAG.getNode(SVT == MVT::f16 ? ISD::FP16_TO_FP : ISD::BF16_TO_FP, in LegalizeLoadOps()
3341 Results.push_back(DAG.getNode(ISD::BF16_TO_FP, SDLoc(Node), DstVT, Op)); in ExpandNode()
3349 case ISD::BF16_TO_FP: { in ExpandNode()
|
| H A D | LegalizeFloatTypes.cpp | 126 case ISD::BF16_TO_FP: R = SoftenFloatRes_BF16_TO_FP(N); break; in SoftenFloatResult()
2577 return ISD::BF16_TO_FP; in GetPromotionOpcode()
|
| H A D | SelectionDAG.cpp | 6330 case ISD::BF16_TO_FP: in getNode()
6862 case ISD::BF16_TO_FP: { in FoldConstantArithmetic()
|
| H A D | DAGCombiner.cpp | 2039 case ISD::BF16_TO_FP: return visitBF16_TO_FP(N); in visit()
18933 case ISD::BF16_TO_FP: in eliminateFPCastPair()
27775 assert((Op == ISD::FP16_TO_FP || Op == ISD::BF16_TO_FP) && in visitFP16_TO_FP()
27803 if (N0->getOpcode() == ISD::BF16_TO_FP) in visitFP_TO_BF16()
|
| H A D | LegalizeIntegerTypes.cpp | 2013 case ISD::BF16_TO_FP: in PromoteIntegerOperand()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 906 setOperationAction(ISD::BF16_TO_FP, MVT::f32, Expand); in NVPTXTargetLowering()
2575 return DAG.getNode(ISD::BF16_TO_FP, Loc, WideVT, Narrow); in LowerFP_EXTEND()
2585 Op = DAG.getNode(ISD::BF16_TO_FP, Loc, F32, Narrow); in LowerFP_EXTEND()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 211 setOperationAction(ISD::BF16_TO_FP, MVT::f32, Custom); in LoongArchTargetLowering()
257 setOperationAction(ISD::BF16_TO_FP, MVT::f64, Custom); in LoongArchTargetLowering()
522 case ISD::BF16_TO_FP: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 601 def bf16_to_fp : SDNode<"ISD::BF16_TO_FP" , SDTIntToFPOp>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 559 setOperationAction(ISD::BF16_TO_FP, {MVT::i16, MVT::f32, MVT::f64}, Expand); in SITargetLowering()
4442 return DAG.getNode(ISD::BF16_TO_FP, SL, DstVT, BitCast); in lowerFP_EXTEND()
13400 case ISD::BF16_TO_FP: in isCanonicalized()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 569 setOperationAction(ISD::BF16_TO_FP, MVT::f32, Custom); in RISCVTargetLowering()
627 setOperationAction(ISD::BF16_TO_FP, MVT::f64, Custom); in RISCVTargetLowering()
7661 case ISD::BF16_TO_FP: { in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 792 setOperationAction(ISD::BF16_TO_FP, MVT::f32, Expand); in ARMTargetLowering()
793 setOperationAction(ISD::BF16_TO_FP, MVT::f64, Expand); in ARMTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 465 setOperationAction(ISD::BF16_TO_FP, VT, Expand); in X86TargetLowering()
|