Home
last modified time | relevance | path

Searched refs:ArgVT (Results 1 – 25 of 36) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DCallingConvLower.cpp90 MVT ArgVT = Ins[i].VT; in AnalyzeFormalArguments() local
92 if (Fn(i, ArgVT, ArgVT, CCValAssign::Full, ArgFlags, *this)) in AnalyzeFormalArguments()
130 MVT ArgVT = Outs[i].VT; in AnalyzeCallOperands() local
132 if (Fn(i, ArgVT, ArgVT, CCValAssign::Full, ArgFlags, *this)) { in AnalyzeCallOperands()
135 << ArgVT << '\n'; in AnalyzeCallOperands()
148 MVT ArgVT = ArgVTs[i]; in AnalyzeCallOperands() local
150 if (Fn(i, ArgVT, ArgVT, CCValAssign::Full, ArgFlags, *this)) { in AnalyzeCallOperands()
153 << ArgVT << '\n'; in AnalyzeCallOperands()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZCallingConv.h42 bool IsShortVectorType(EVT ArgVT) { in IsShortVectorType() argument
43 return ArgVT.isVector() && ArgVT.getStoreSize() <= 8; in IsShortVectorType()
60 ArgIsShortVector.push_back(IsShortVectorType(Ins[i].ArgVT)); in AnalyzeFormalArguments()
74 ArgIsShortVector.push_back(IsShortVectorType(Outs[i].ArgVT)); in AnalyzeCallOperands()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetCallingConv.h198 EVT ArgVT; member
216 ArgVT = argvt; in InputArg()
236 EVT ArgVT; member
255 ArgVT = argvt; in OutputArg()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCCCState.cpp19 if (I.ArgVT == llvm::MVT::ppcf128) in PreAnalyzeCallOperands()
29 if (I.ArgVT == llvm::MVT::ppcf128) { in PreAnalyzeFormalArguments()
H A DPPCFastISel.cpp1392 MVT ArgVT = ArgVTs[VA.getValNo()]; in processCallArgs() local
1396 if (ArgVT.isVector() || ArgVT.getSizeInBits() > 64 || ArgVT == MVT::i1 || in processCallArgs()
1430 MVT ArgVT = ArgVTs[VA.getValNo()]; in processCallArgs() local
1443 if (!PPCEmitIntExt(ArgVT, Arg, DestVT, TmpReg, /*IsZExt*/false)) in processCallArgs()
1445 ArgVT = DestVT; in processCallArgs()
1455 if (!PPCEmitIntExt(ArgVT, Arg, DestVT, TmpReg, /*IsZExt*/true)) in processCallArgs()
1457 ArgVT = DestVT; in processCallArgs()
1470 if (ArgVT == MVT::f32 || ArgVT == MVT::f64) { in processCallArgs()
1619 MVT ArgVT; in fastLowerCall() local
1620 if (!isTypeLegal(ArgTy, ArgVT) && ArgVT != MVT::i16 && ArgVT != MVT::i8) in fastLowerCall()
[all …]
H A DPPCISelLowering.cpp4102 static unsigned CalculateStackSlotSize(EVT ArgVT, ISD::ArgFlagsTy Flags, in CalculateStackSlotSize() argument
4104 unsigned ArgSize = ArgVT.getStoreSize(); in CalculateStackSlotSize()
4118 static Align CalculateStackSlotAlignment(EVT ArgVT, EVT OrigVT, in CalculateStackSlotAlignment() argument
4124 if (ArgVT == MVT::v4f32 || ArgVT == MVT::v4i32 || in CalculateStackSlotAlignment()
4125 ArgVT == MVT::v8i16 || ArgVT == MVT::v16i8 || in CalculateStackSlotAlignment()
4126 ArgVT == MVT::v2f64 || ArgVT == MVT::v2i64 || in CalculateStackSlotAlignment()
4127 ArgVT == MVT::v1i128 || ArgVT == MVT::f128) in CalculateStackSlotAlignment()
4150 Alignment = Align(ArgVT.getStoreSize()); in CalculateStackSlotAlignment()
4160 static bool CalculateStackSlotUsed(EVT ArgVT, EVT OrigVT, ISD::ArgFlagsTy Flags, in CalculateStackSlotUsed() argument
4169 CalculateStackSlotAlignment(ArgVT, OrigVT, Flags, PtrByteSize); in CalculateStackSlotUsed()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsCCState.cpp125 originalEVTTypeIsVectorFloat(Out.ArgVT)); in PreAnalyzeReturnForVectorFloat()
129 void MipsCCState::PreAnalyzeReturnValue(EVT ArgVT) { in PreAnalyzeReturnValue() argument
130 OriginalRetWasFloatVector.push_back(originalEVTTypeIsVectorFloat(ArgVT)); in PreAnalyzeReturnValue()
H A DMipsFastISel.cpp1149 MVT ArgVT = OutVTs[VA.getValNo()]; in processCallArgs() local
1152 firstMVT = ArgVT; in processCallArgs()
1153 if (ArgVT == MVT::f32) { in processCallArgs()
1155 } else if (ArgVT == MVT::f64) { in processCallArgs()
1163 if (ArgVT == MVT::f32) { in processCallArgs()
1165 } else if (ArgVT == MVT::f64) { in processCallArgs()
1173 if (((ArgVT == MVT::i32) || (ArgVT == MVT::f32) || (ArgVT == MVT::i16) || in processCallArgs()
1174 (ArgVT == MVT::i8)) && in processCallArgs()
1204 MVT SrcVT = ArgVT; in processCallArgs()
1212 MVT SrcVT = ArgVT; in processCallArgs()
[all …]
H A DMipsCCState.h42 void PreAnalyzeReturnValue(EVT ArgVT);
H A DMipsISelLowering.cpp3368 unsigned ValSizeInBits = Outs[OutIdx].ArgVT.getSizeInBits(); in LowerCall()
3545 unsigned ValSizeInBits = Ins[i].ArgVT.getSizeInBits(); in LowerCallResult()
3587 EVT ArgVT, const SDLoc &DL, in UnpackFromArgumentSlot() argument
3599 unsigned ValSizeInBits = ArgVT.getSizeInBits(); in UnpackFromArgumentSlot()
3715 UnpackFromArgumentSlot(ArgValue, VA, Ins[InsIdx].ArgVT, DL, DAG); in LowerFormalArguments()
3757 UnpackFromArgumentSlot(ArgValue, VA, Ins[InsIdx].ArgVT, DL, DAG); in LowerFormalArguments()
3889 unsigned ValSizeInBits = Outs[i].ArgVT.getSizeInBits(); in LowerReturn()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMFastISel.cpp1892 MVT ArgVT = ArgVTs[VA.getValNo()]; in ProcessCallArgs() local
1895 if (ArgVT.isVector() || ArgVT.getSizeInBits() > 64) in ProcessCallArgs()
1908 switch (ArgVT.SimpleTy) { in ProcessCallArgs()
1944 MVT ArgVT = ArgVTs[VA.getValNo()]; in ProcessCallArgs() local
1946 assert((!ArgVT.isVector() && ArgVT.getSizeInBits() <= 64) && in ProcessCallArgs()
1954 Arg = ARMEmitIntExt(ArgVT, Arg, DestVT, /*isZExt*/false); in ProcessCallArgs()
1956 ArgVT = DestVT; in ProcessCallArgs()
1963 Arg = ARMEmitIntExt(ArgVT, Arg, DestVT, /*isZExt*/true); in ProcessCallArgs()
1965 ArgVT = DestVT; in ProcessCallArgs()
1969 unsigned BC = fastEmit_r(ArgVT, VA.getLocVT(), ISD::BITCAST, Arg); in ProcessCallArgs()
[all …]
H A DARMISelLowering.cpp161 assert(Arg.ArgVT.isScalarInteger()); in handleCMSEValue()
162 assert(Arg.ArgVT.bitsLT(MVT::i32)); in handleCMSEValue()
163 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, DL, Arg.ArgVT, Value); in handleCMSEValue()
2290 if (isCmseNSCall && Arg.ArgVT.isScalarInteger() && in LowerCallResult()
2291 VA.getLocVT().isScalarInteger() && Arg.ArgVT.bitsLT(MVT::i32)) in LowerCallResult()
2542 auto ArgVT = Outs[realArgIdx].ArgVT; in LowerCall() local
2543 if (isCmseNSCall && (ArgVT == MVT::f16)) { in LowerCall()
2545 auto MaskValue = APInt::getLowBitsSet(LocBits, ArgVT.getSizeInBits()); in LowerCall()
3271 auto RetVT = Outs[realRVLocIdx].ArgVT; in LowerReturn()
4639 if (AFI->isCmseNSEntryFunction() && Arg.ArgVT.isScalarInteger() && in LowerFormalArguments()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DVINTERPInstructions.td86 class VOP3_VINTERP_F16 <list<ValueType> ArgVT> : VOPProfile<ArgVT> {
H A DSIInstrInfo.td2277 field list<ValueType> ArgVT = _ArgVT;
2284 field ValueType DstVT = ArgVT[0];
2285 field ValueType Src0VT = ArgVT[1];
2286 field ValueType Src1VT = ArgVT[2];
2287 field ValueType Src2VT = ArgVT[3];
2467 class VOP_NO_EXT <VOPProfile p> : VOPProfile <p.ArgVT> {
2477 class VOP_PAT_GEN <VOPProfile p, int mode=PatGenMode.NoPattern> : VOPProfile <p.ArgVT> {
2484 class VOPProfile_True16<VOPProfile P> : VOPProfile<P.ArgVT> {
2516 class VOPProfile_Fake16<VOPProfile P> : VOPProfile<P.ArgVT> {
H A DAMDGPUISelLowering.cpp1189 EVT ArgVT = ValueVTs[Value]; in analyzeFormalArgumentsCompute() local
1190 EVT MemVT = ArgVT; in analyzeFormalArgumentsCompute()
1191 MVT RegisterVT = getRegisterTypeForCallingConv(Ctx, CC, ArgVT); in analyzeFormalArgumentsCompute()
1192 unsigned NumRegs = getNumRegistersForCallingConv(Ctx, CC, ArgVT); in analyzeFormalArgumentsCompute()
1196 if (ArgVT.isExtended()) { in analyzeFormalArgumentsCompute()
1201 MemVT = ArgVT; in analyzeFormalArgumentsCompute()
1203 } else if (ArgVT.isVector() && RegisterVT.isVector() && in analyzeFormalArgumentsCompute()
1204 ArgVT.getScalarType() == RegisterVT.getScalarType()) { in analyzeFormalArgumentsCompute()
1205 assert(ArgVT.getVectorNumElements() > RegisterVT.getVectorNumElements()); in analyzeFormalArgumentsCompute()
1210 } else if (ArgVT.isVector() && in analyzeFormalArgumentsCompute()
[all …]
H A DAMDGPUTargetTransformInfo.cpp1218 for (auto ArgVT : ValueVTs) { in adjustInliningThresholdUsingCallee() local
1220 CB->getContext(), CB->getCallingConv(), ArgVT); in adjustInliningThresholdUsingCallee()
H A DVOP3Instructions.td109 class VOP3_INTERP16 <list<ValueType> ArgVT> : VOPProfile<ArgVT> {
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FastISel.cpp3127 EVT ArgVT = TLI.getValueType(DL, ArgTy); in fastLowerArguments() local
3128 if (!ArgVT.isSimple()) return false; in fastLowerArguments()
3129 switch (ArgVT.getSimpleVT().SimpleTy) { in fastLowerArguments()
3355 MVT ArgVT = OutVTs[VA.getValNo()]; in fastLowerCall() local
3357 if (ArgVT == MVT::x86mmx) in fastLowerCall()
3369 if (ArgVT == MVT::i1) in fastLowerCall()
3373 ArgVT, ArgReg); in fastLowerCall()
3375 ArgVT = VA.getLocVT(); in fastLowerCall()
3383 if (ArgVT == MVT::i1) { in fastLowerCall()
3386 ArgVT = MVT::i8; in fastLowerCall()
[all …]
H A DX86ISelLoweringCall.cpp1333 EVT ArgVT = Ins[i].ArgVT; in LowerMemArgument() local
1338 bool ScalarizedVector = ArgVT.isVector() && !VA.getLocVT().isVector(); in LowerMemArgument()
1353 int FI = MFI.CreateFixedObject(ArgVT.getStoreSize(), VA.getLocMemOffset(), in LowerMemArgument()
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp499 MVT ArgVT = Args[ValNo].VT; in AnalyzeArguments() local
501 MVT LocVT = ArgVT; in AnalyzeArguments()
517 State.HandleByVal(ValNo++, ArgVT, LocVT, LocInfo, 2, Align(2), ArgFlags); in AnalyzeArguments()
531 State.addLoc(CCValAssign::getReg(ValNo++, ArgVT, Reg, LocVT, LocInfo)); in AnalyzeArguments()
535 CC_MSP430_AssignStack(ValNo++, ArgVT, LocVT, LocInfo, ArgFlags, State); in AnalyzeArguments()
539 State.addLoc(CCValAssign::getReg(ValNo++, ArgVT, Reg, LocVT, LocInfo)); in AnalyzeArguments()
545 CC_MSP430_AssignStack(ValNo++, ArgVT, LocVT, LocInfo, ArgFlags, State); in AnalyzeArguments()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp2934 EVT ArgVT = TLI.getValueType(DL, ArgTy); in fastLowerArguments() local
2935 if (!ArgVT.isSimple()) in fastLowerArguments()
2938 MVT VT = ArgVT.getSimpleVT().SimpleTy; in fastLowerArguments()
3033 MVT ArgVT = OutVTs[VA.getValNo()]; in processCallArgs() local
3045 MVT SrcVT = ArgVT; in processCallArgs()
3055 MVT SrcVT = ArgVT; in processCallArgs()
3081 unsigned ArgSize = (ArgVT.getSizeInBits() + 7) / 8; in processCallArgs()
3095 MachineMemOperand::MOStore, ArgVT.getStoreSize(), Alignment); in processCallArgs()
3097 if (!emitStore(ArgVT, ArgReg, Addr, MMO)) in processCallArgs()
H A DAArch64ISelLowering.cpp4876 EVT ArgVT = Arg.getValueType(); in LowerFSINCOS() local
4877 Type *ArgTy = ArgVT.getTypeForEVT(*DAG.getContext()); in LowerFSINCOS()
4888 RTLIB::Libcall LC = ArgVT == MVT::f64 ? RTLIB::SINCOS_STRET_F64 in LowerFSINCOS()
4909 EVT ArgVT = Op.getOperand(0).getValueType(); in LowerBITCAST() local
4920 if (OpVT.getVectorElementCount() != ArgVT.getVectorElementCount()) in LowerBITCAST()
4923 if (isTypeLegal(OpVT) && !isTypeLegal(ArgVT)) { in LowerBITCAST()
4924 assert(OpVT.isFloatingPoint() && !ArgVT.isFloatingPoint() && in LowerBITCAST()
4927 DAG.getNode(ISD::ANY_EXTEND, SDLoc(Op), getSVEContainerType(ArgVT), in LowerBITCAST()
4938 if (ArgVT == MVT::f16 || ArgVT == MVT::bf16) in LowerBITCAST()
4941 assert(ArgVT == MVT::i16); in LowerBITCAST()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp4873 MVT ArgVT = Ins[i].VT; in analyzeInputArgs() local
4881 if (Fn(MF.getDataLayout(), ABI, i, ArgVT, CCValAssign::Full, Ins[i].Flags, in analyzeInputArgs()
4883 LLVM_DEBUG(dbgs() << "InputArg #" << i << " has unhandled type " << ArgVT in analyzeInputArgs()
4895 MVT ArgVT = Outs[i].VT; in analyzeOutputArgs() local
4899 if (Fn(MF.getDataLayout(), ABI, i, ArgVT, CCValAssign::Full, Outs[i].Flags, in analyzeOutputArgs()
4901 LLVM_DEBUG(dbgs() << "OutputArg #" << i << " has unhandled type " << ArgVT in analyzeOutputArgs()
5344 std::max(getPrefTypeAlign(Outs[i].ArgVT, DAG), in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeDAG.cpp2122 EVT ArgVT = Op.getValueType(); in ExpandLibCall() local
2123 Type *ArgTy = ArgVT.getTypeForEVT(*DAG.getContext()); in ExpandLibCall()
2126 Entry.IsSExt = TLI.shouldSignExtendTypeInLibCall(ArgVT, isSigned); in ExpandLibCall()
2142 EVT ArgVT = FPOp.getValueType(); in ExpandFrexpLibCall() local
2143 Type *ArgTy = ArgVT.getTypeForEVT(*DAG.getContext()); in ExpandFrexpLibCall()
2275 EVT ArgVT = Op.getValueType(); in ExpandDivRemLibCall() local
2276 Type *ArgTy = ArgVT.getTypeForEVT(*DAG.getContext()); in ExpandDivRemLibCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp19239 MVT ArgVT = ArgIdx.value().VT; in preAssignMask()
19240 if (ArgVT.isVector() && ArgVT.getVectorElementType() == MVT::i1) in preAssignMask()
19264 MVT ArgVT = Ins[i].VT; in analyzeInputArgs()
19274 if (Fn(MF.getDataLayout(), ABI, i, ArgVT, ArgVT, CCValAssign::Full, in analyzeInputArgs()
19278 << ArgVT << '\n'); in analyzeInputArgs()
19299 MVT ArgVT = Outs[i].VT; in analyzeOutputArgs()
19304 if (Fn(MF.getDataLayout(), ABI, i, ArgVT, ArgVT, CCValAssig in analyzeOutputArgs()
19236 MVT ArgVT = ArgIdx.value().VT; preAssignMask() local
19261 MVT ArgVT = Ins[i].VT; analyzeInputArgs() local
19296 MVT ArgVT = Outs[i].VT; analyzeOutputArgs() local
[all...]

12