Searched refs:AnyExt (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 5790 Register AnyExt = B.buildAnyExt(LLT::scalar(32), VData).getReg(0); in fixStoreSourceType() local
5791 return AnyExt; in fixStoreSourceType()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 11891 const SDLoc &DL, MVT VT, int Scale, int Offset, bool AnyExt, SDValue InputV, in lowerShuffleAsSpecificZeroOrAnyExtend() argument
11934 InputV = getEXTEND_VECTOR_INREG(AnyExt ? ISD::ANY_EXTEND : ISD::ZERO_EXTEND, in lowerShuffleAsSpecificZeroOrAnyExtend()
11944 if (AnyExt && EltBits == 32) { in lowerShuffleAsSpecificZeroOrAnyExtend()
11952 if (AnyExt && EltBits == 16 && Scale > 2) { in lowerShuffleAsSpecificZeroOrAnyExtend()
12003 AnyExt ? DAG.getUNDEF(MVT::i8) : DAG.getConstant(0x80, DL, MVT::i8); in lowerShuffleAsSpecificZeroOrAnyExtend()
12031 SDValue Ext = AnyExt ? DAG.getUNDEF(InputVT) in lowerShuffleAsSpecificZeroOrAnyExtend()
12070 bool AnyExt = true; in lowerShuffleAsZeroOrAnyExtend() local
12083 AnyExt = false; in lowerShuffleAsZeroOrAnyExtend()
12125 return lowerShuffleAsSpecificZeroOrAnyExtend(DL, VT, Scale, Offset, AnyExt, in lowerShuffleAsZeroOrAnyExtend()
18444 SDValue AnyExt = DAG.getNode(ISD::ANY_EXTEND, dl, MVT::i32, Op.getOperand(0)); in LowerSCALAR_TO_VECTOR() local
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 22908 bool AnyExt = In.getOpcode() == ISD::ANY_EXTEND; in reduceBuildVecExtToExtBuildVec() local
22912 if (!ZeroExt && !AnyExt) { in reduceBuildVecExtToExtBuildVec()
22931 AllAnyExt &= AnyExt; in reduceBuildVecExtToExtBuildVec()
|