Searched refs:AndOp0 (Results 1 – 2 of 2) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Transforms/AggressiveInstCombine/ |
H A D | AggressiveInstCombine.cpp | 324 Value *AndOp0; in tryToRecognizePopCount() local 327 m_c_Add(m_And(m_Value(AndOp0), m_SpecificInt(Mask33)), in tryToRecognizePopCount() 328 m_And(m_LShr(m_Deferred(AndOp0), m_SpecificInt(2)), in tryToRecognizePopCount() 332 if (match(AndOp0, m_Sub(m_Value(Root), m_Value(SubOp1))) && in tryToRecognizePopCount()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelDAGToDAG.cpp | 3103 SDValue AndOp0 = Op.getOperand(0); in isBitfieldPositioningOpFromAnd() local 3107 if (isOpcWithIntImmediate(AndOp0.getNode(), ISD::SHL, ShlImm)) { in isBitfieldPositioningOpFromAnd() 3109 ShlOp0 = AndOp0.getOperand(0); in isBitfieldPositioningOpFromAnd() 3110 } else if (VT == MVT::i64 && AndOp0.getOpcode() == ISD::ANY_EXTEND && in isBitfieldPositioningOpFromAnd() 3111 isOpcWithIntImmediate(AndOp0.getOperand(0).getNode(), ISD::SHL, in isBitfieldPositioningOpFromAnd() 3116 SDValue ShlVal = AndOp0.getOperand(0); in isBitfieldPositioningOpFromAnd() 3130 if (!BiggerPattern && !AndOp0.hasOneUse()) in isBitfieldPositioningOpFromAnd()
|