Home
last modified time | relevance | path

Searched refs:AndLHS (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp1703 SDValue AndLHS = Op0; in LowerAndToBTST() local
1705 if (AndRHSVal == 1 && AndLHS.getOpcode() == ISD::SRL) { in LowerAndToBTST()
1706 LHS = AndLHS.getOperand(0); in LowerAndToBTST()
1707 RHS = AndLHS.getOperand(1); in LowerAndToBTST()
1712 LHS = AndLHS; in LowerAndToBTST()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelDAGToDAG.cpp3552 SDValue AndLHS = LHS->getOperand(0); in tryBFE() local
3556 if (isa<ConstantSDNode>(AndLHS)) { in tryBFE()
3557 std::swap(AndLHS, AndRHS); in tryBFE()
3592 Val = AndLHS; in tryBFE()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp2306 const Value *AndLHS = AI->getOperand(0); in emitCompareAndBranch() local
2309 if (const auto *C = dyn_cast<ConstantInt>(AndLHS)) in emitCompareAndBranch()
2311 std::swap(AndLHS, AndRHS); in emitCompareAndBranch()
2316 LHS = AndLHS; in emitCompareAndBranch()
H A DAArch64ISelLowering.cpp17505 SDValue AndLHS = ShiftLHS.getOperand(0); in isDesirableToCommuteWithShift() local
17506 if (AndLHS.getOpcode() == ISD::SRL) { in isDesirableToCommuteWithShift()
17507 if (auto *SRLC = dyn_cast<ConstantSDNode>(AndLHS.getOperand(1))) { in isDesirableToCommuteWithShift()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp4986 Register AndLHS = MI.getOperand(1).getReg(); in matchNarrowBinopFeedingAnd() local
4992 if (!WideTy.isScalar() || !MRI.hasOneNonDBGUse(AndLHS)) in matchNarrowBinopFeedingAnd()
5001 MachineInstr *LHSInst = getDefIgnoringCopies(AndLHS, MRI); in matchNarrowBinopFeedingAnd()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp27698 SDValue AndLHS = N0->getOperand(0); in SimplifySelectCC() local
27706 SDLoc(AndLHS)); in SimplifySelectCC()
27707 SDValue Shl = DAG.getNode(ISD::SHL, SDLoc(N0), VT, AndLHS, ShlAmt); in SimplifySelectCC()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp23002 SDValue AndLHS = Op0; in LowerAndToBT() local
23004 if (AndRHSVal == 1 && AndLHS.getOpcode() == ISD::SRL) { in LowerAndToBT()
23005 Src = AndLHS.getOperand(0); in LowerAndToBT()
23006 BitNo = AndLHS.getOperand(1); in LowerAndToBT()
23013 Src = AndLHS; in LowerAndToBT()