Home
last modified time | relevance | path

Searched refs:AddrBaseReg (Results 1 – 19 of 19) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InsertPrefetch.cpp85 Register BaseReg = MI.getOperand(Op + X86::AddrBaseReg).getReg(); in IsMemOpCompatibleWithPrefetch()
226 static_assert(X86::AddrBaseReg == 0 && X86::AddrScaleAmt == 1 && in runOnMachineFunction()
234 MIB.addReg(Current->getOperand(MemOpOffset + X86::AddrBaseReg).getReg()) in runOnMachineFunction()
H A DX86OptimizeLEAs.cpp194 return MemOpKey(&MI.getOperand(N + X86::AddrBaseReg), in getMemOpKey()
363 if (TII->getRegClass(Desc, MemOpNo + X86::AddrBaseReg, TRI, *MF) != in chooseBestLEA()
458 if (!isIdenticalOp(MI.getOperand(MemOpNo + X86::AddrBaseReg), MO)) in isReplaceable()
464 if (i != (unsigned)(MemOpNo + X86::AddrBaseReg) && in isReplaceable()
557 MI.getOperand(MemOpNo + X86::AddrBaseReg) in removeRedundantAddrCalc()
H A DX86FixupLEAs.cpp458 Register BaseReg = LeaI->getOperand(1 + X86::AddrBaseReg).getReg(); in checkRegUsage()
507 Register BaseReg = I->getOperand(1 + X86::AddrBaseReg).getReg(); in optLEAALU()
554 const MachineOperand &Base = MI.getOperand(1 + X86::AddrBaseReg); in optTwoAddrLEA()
657 MachineOperand &p = MI.getOperand(AddrOffset + X86::AddrBaseReg); in processInstruction()
694 const MachineOperand &Base = MI.getOperand(1 + X86::AddrBaseReg); in processInstructionForSlowLEA()
746 const MachineOperand &Base = MI.getOperand(1 + X86::AddrBaseReg); in processInstrForSlow3OpLEA()
H A DX86AsmPrinter.cpp376 const MachineOperand &BaseReg = MI->getOperand(OpNo + X86::AddrBaseReg); in PrintLeaMemReference()
413 PrintModifiedOperand(MI, OpNo + X86::AddrBaseReg, O, Modifier); in PrintLeaMemReference()
472 const MachineOperand &BaseReg = MI->getOperand(OpNo + X86::AddrBaseReg); in PrintIntelMemReference()
500 PrintOperand(MI, OpNo + X86::AddrBaseReg, O); in PrintIntelMemReference()
H A DX86CallFrameOptimization.cpp427 if (!I->getOperand(X86::AddrBaseReg).isReg() || in collectCallInfo()
428 (I->getOperand(X86::AddrBaseReg).getReg() != StackPtr) || in collectCallInfo()
H A DX86SpeculativeLoadHardening.cpp1332 MI.getOperand(MemRefBeginIdx + X86::AddrBaseReg); in tracePredStateThroughBlocksAndHarden()
1403 MI.getOperand(MemRefBeginIdx + X86::AddrBaseReg); in tracePredStateThroughBlocksAndHarden()
1803 UseMI.getOperand(MemRefBeginIdx + X86::AddrBaseReg); in sinkPostLoadHardenedInst()
H A DX86InstrInfo.h161 MI.getOperand(Op + X86::AddrBaseReg).isReg() && in isLeaMem()
H A DX86AvoidStoreForwardingBlocks.cpp301 return MI->getOperand(AddrOffset + X86::AddrBaseReg); in getBaseOperand()
H A DX86LoadValueInjectionLoadHardening.cpp781 MI.getOperand(MemRefBeginIdx + X86::AddrBaseReg); in instrUsesRegToAccessMemory()
H A DX86ExpandPseudo.cpp653 Register Base = MI.getOperand(MemOpNo + X86::AddrBaseReg).getReg(); in expandMI()
H A DX86InstrInfo.cpp477 if (MI.getOperand(Op + X86::AddrBaseReg).isFI() && in isFrameOperand()
484 FrameIndex = MI.getOperand(Op + X86::AddrBaseReg).getIndex(); in isFrameOperand()
929 if (MI.getOperand(1 + X86::AddrBaseReg).isReg() && in isReallyTriviallyReMaterializable()
934 Register BaseReg = MI.getOperand(1 + X86::AddrBaseReg).getReg(); in isReallyTriviallyReMaterializable()
955 if (!MI.getOperand(1 + X86::AddrBaseReg).isReg()) in isReallyTriviallyReMaterializable()
957 Register BaseReg = MI.getOperand(1 + X86::AddrBaseReg).getReg(); in isReallyTriviallyReMaterializable()
4498 auto &BaseOp = MemI.getOperand(MemRefBegin + X86::AddrBaseReg); in getAddrModeFromMemoryOp()
4626 &MemOp.getOperand(MemRefBegin + X86::AddrBaseReg); in getMemOperandsWithOffsetWidth()
8758 if (!HasSameOp(X86::AddrBaseReg) || !HasSameOp(X86::AddrScaleAmt) || in areLoadsFromSameBasePtr()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86MCCodeEmitter.cpp613 const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg); in emitMemModRMByte()
1068 Prefix.setBB2(MI, MemOperand + X86::AddrBaseReg); in emitVEXOpcodePrefix()
1087 Prefix.setBB2(MI, MemOperand + X86::AddrBaseReg); in emitVEXOpcodePrefix()
1134 Prefix.setBB2(MI, MemOperand + X86::AddrBaseReg); in emitVEXOpcodePrefix()
1148 Prefix.setBB2(MI, MemOperand + X86::AddrBaseReg); in emitVEXOpcodePrefix()
1157 Prefix.setBB2(MI, MemOperand + X86::AddrBaseReg); in emitVEXOpcodePrefix()
1179 Prefix.setBB2(MI, MemOperand + X86::AddrBaseReg); in emitVEXOpcodePrefix()
1397 Prefix.setBB2(MI, MemOperand + X86::AddrBaseReg); in emitREXPrefix()
1406 Prefix.setBB2(MI, MemOperand + X86::AddrBaseReg); in emitREXPrefix()
1421 Prefix.setBB2(MI, MemOperand + X86::AddrBaseReg); in emitREXPrefix()
H A DX86MCTargetDesc.cpp78 const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg); in isMemOperand()
88 const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg); in is16BitMemOperand()
98 const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg); in is32BitMemOperand()
665 const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg); in evaluateMemoryOperandAddress()
691 const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg); in getMemoryOperandRelocationOffset()
H A DX86ATTInstPrinter.cpp426 const MCOperand &BaseReg = MI->getOperand(Op + X86::AddrBaseReg); in printMemReference()
447 printOperand(MI, Op + X86::AddrBaseReg, O); in printMemReference()
H A DX86IntelInstPrinter.cpp383 const MCOperand &BaseReg = MI->getOperand(Op+X86::AddrBaseReg); in printMemReference()
396 printOperand(MI, Op+X86::AddrBaseReg, O); in printMemReference()
H A DX86AsmBackend.cpp264 unsigned BaseRegNum = MemoryOperand + CurOp + X86::AddrBaseReg; in isRIPRelative()
340 unsigned BaseRegNum = MemoryOperand + X86::AddrBaseReg; in determinePaddingPrefix()
H A DX86EncodingOptimization.cpp380 if (Absolute && (MI.getOperand(AddrBase + X86::AddrBaseReg).getReg() != 0 || in optimizeMOV()
H A DX86BaseInfo.h29 AddrBaseReg = 0, enumerator
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/
H A DX86AsmParser.cpp3913 const MCOperand &MO = Inst.getOperand(X86::AddrBaseReg); in validateInstruction()