Searched refs:AddVal (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 2351 auto *AddVal = cast<ConstantSDNode>(N.getOperand(1)); in matchIndexRecursively() local
2352 uint64_t Offset = (uint64_t)AddVal->getSExtValue() * AM.Scale; in matchIndexRecursively()
2383 auto *AddVal = cast<ConstantSDNode>(Src.getOperand(1)); in matchIndexRecursively() local
2384 uint64_t Offset = (uint64_t)AddVal->getSExtValue(); in matchIndexRecursively()
2593 auto *AddVal = cast<ConstantSDNode>(MulVal.getOperand(1)); in matchAddressRecursively() local
2594 uint64_t Disp = AddVal->getSExtValue() * CN->getZExtValue(); in matchAddressRecursively()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 7441 auto AddVal = MIRBuilder.buildSITOFP(Ty, And); in lowerFFloor() local
7443 MIRBuilder.buildFAdd(DstReg, Trunc, AddVal, Flags); in lowerFFloor()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 19877 SDValue AddVal = DAG.getNode(ISD::ADD, DL, ValVT, Val1, Val2); in performAddUADDVCombine() local
19879 DAG.getNode(AArch64ISD::UADDV, DL, ValVT, AddVal), in performAddUADDVCombine()
|