| /freebsd/contrib/llvm-project/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.cpp | 550 SDValue AddOp; in isADDADDMUL() local 553 AddOp = N0; in isADDADDMUL() 556 AddOp = N1; in isADDADDMUL() 561 if (requireIntermediatesHaveOneUse && !AddOp.hasOneUse()) in isADDADDMUL() 569 Addend0 = AddOp.getOperand(0); in isADDADDMUL() 570 Addend1 = AddOp.getOperand(1); in isADDADDMUL() 573 if (AddOp.getOperand(0).getOpcode() == ISD::MUL) { in isADDADDMUL() 575 if (requireIntermediatesHaveOneUse && !AddOp.getOperand(0).hasOneUse()) in isADDADDMUL() 577 Mul0 = AddOp.getOperand(0).getOperand(0); in isADDADDMUL() 578 Mul1 = AddOp.getOperand(0).getOperand(1); in isADDADDMUL() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/TableGen/ |
| H A D | SetTheory.cpp | 39 struct AddOp : public SetTheory::Operator { struct 258 addOperator("add", std::make_unique<AddOp>()); in SetTheory()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSelect.cpp | 2087 Instruction *AddOp = nullptr, *SubOp = nullptr; in foldAddSubSelect() local 2092 AddOp = FI; in foldAddSubSelect() 2098 AddOp = TI; in foldAddSubSelect() 2102 if (AddOp) { in foldAddSubSelect() 2104 if (SubOp->getOperand(0) == AddOp->getOperand(0)) { in foldAddSubSelect() 2105 OtherAddOp = AddOp->getOperand(1); in foldAddSubSelect() 2106 } else if (SubOp->getOperand(0) == AddOp->getOperand(1)) { in foldAddSubSelect() 2107 OtherAddOp = AddOp->getOperand(0); in foldAddSubSelect() 2117 FastMathFlags Flags = AddOp->getFastMathFlags(); in foldAddSubSelect() 2127 if (AddOp != TI) in foldAddSubSelect() [all …]
|
| H A D | InstCombineAddSub.cpp | 1028 constexpr unsigned AddOp = FP ? Instruction::FAdd : Instruction::Add; in matchesSquareSum() local 1033 AddOp, m_OneUse(m_BinOp(MulOp, m_Value(A), m_Deferred(A))), in matchesSquareSum() 1036 m_c_BinOp(AddOp, m_BinOp(Mul2Op, m_Deferred(A), M2Rhs), in matchesSquareSum() 1046 AddOp, in matchesSquareSum() 1053 m_c_BinOp(AddOp, m_BinOp(MulOp, m_Deferred(A), m_Deferred(A)), in matchesSquareSum()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchExpandPseudoInsts.cpp | 382 unsigned AddOp = STI.is64Bit() ? LoongArch::PseudoAddTPRel_D in expandLoadAddressTLSLE() local 384 BuildMI(MBB, MBBI, DL, TII->get(AddOp), Parts01) in expandLoadAddressTLSLE()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlanTransforms.cpp | 2600 Instruction::BinaryOps AddOp; in expandVPWidenIntOrFpInduction() local 2606 AddOp = Instruction::Add; in expandVPWidenIntOrFpInduction() 2609 AddOp = ID.getInductionOpcode(); in expandVPWidenIntOrFpInduction() 2636 Builder.createNaryOp(AddOp, {SplatStart, Init}, Flags, {}, "induction"); in expandVPWidenIntOrFpInduction() 2670 auto *Next = Builder.createNaryOp(AddOp, {Prev, Inc}, Flags, in expandVPWidenIntOrFpInduction()
|
| H A D | VPlanRecipes.cpp | 2180 Instruction::BinaryOps AddOp; in execute() local 2183 AddOp = Instruction::Add; in execute() 2186 AddOp = InductionOpcode; in execute() 2231 auto *Add = Builder.CreateBinOp(AddOp, SplatIV, Mul); in execute() 2243 AddOp, StartIdx0, getSignedIntOrFpConstant(BaseIVTy, Lane)); in execute() 2250 auto *Add = Builder.CreateBinOp(AddOp, BaseIV, Mul); in execute()
|
| /freebsd/contrib/llvm-project/clang/lib/Analysis/ |
| H A D | UnsafeBufferUsage.cpp | 2364 const BinaryOperator *AddOp = nullptr; member in DerefSimplePtrArithFixableGadget 2372 AddOp(Result.getNodeAs<BinaryOperator>(AddOpTag)), in DerefSimplePtrArithFixableGadget() 2948 const Expr *LHS = AddOp->getLHS(), *RHS = AddOp->getRHS(); in getFixits() 2963 getPastLoc(AddOp, SM, LangOpts); in getFixits()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | ScalarEvolution.cpp | 2786 for (unsigned AddOp = 0, e = Ops.size(); AddOp != e; ++AddOp) in getAddExpr() local 2787 if (MulOpSCEV == Ops[AddOp]) { in getAddExpr() 2803 if (AddOp < Idx) { in getAddExpr() 2804 Ops.erase(Ops.begin()+AddOp); in getAddExpr() 2808 Ops.erase(Ops.begin()+AddOp-1); in getAddExpr() 3159 for (const SCEV *AddOp : Add->operands()) { in getMulExpr() local 3160 const SCEV *Mul = getMulExpr(Ops[0], AddOp, SCEV::FlagAnyWrap, in getMulExpr() 4628 for (const SCEV *&AddOp : Ops) { in removePointerBase() local 4629 if (AddOp->getType()->isPointerTy()) { in removePointerBase() 4631 PtrOp = &AddOp; in removePointerBase() [all …]
|
| /freebsd/contrib/llvm-project/clang/lib/CIR/Lowering/DirectToLLVM/ |
| H A D | LowerToLLVM.cpp | 1404 rewriter.replaceOpWithNewOp<mlir::LLVM::AddOp>( in matchAndRewrite() 1561 rewriter.replaceOpWithNewOp<mlir::LLVM::AddOp>(op, llvmTy, lhs, rhs, in matchAndRewrite() 2403 newReal = rewriter.create<mlir::LLVM::AddOp>(loc, complexElemTy, lhsReal, in matchAndRewrite() 2405 newImag = rewriter.create<mlir::LLVM::AddOp>(loc, complexElemTy, lhsImag, in matchAndRewrite()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelDAGToDAG.cpp | 1800 unsigned AddOp = AMDGPU::V_ADD_CO_U32_e32; in SelectFlatOffsetImpl() local 1802 AddOp = AMDGPU::V_ADD_U32_e64; in SelectFlatOffsetImpl() 1805 Addr = SDValue(CurDAG->getMachineNode(AddOp, DL, MVT::i32, Opnds), 0); in SelectFlatOffsetImpl()
|
| H A D | AMDGPUISelLowering.cpp | 4514 SDValue AddOp = getAddOneOp(V.getNode()); in performMulCombine() local 4515 if (!AddOp) in performMulCombine() 4521 return AddOp; in performMulCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVInstructionSelector.cpp | 3659 unsigned AddOp; in selectFirstBitSet64() local 3667 AddOp = SPIRV::OpIAddS; in selectFirstBitSet64() 3676 AddOp = SPIRV::OpIAddV; in selectFirstBitSet64() 3711 return selectOpWithSrcs(ResVReg, ResType, I, {ValReg, TmpReg}, AddOp); in selectFirstBitSet64()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 2059 const MachineOperand &AddOp = MI.getOperand(2); in getIncrementValue() local 2060 if (AddOp.isImm()) { in getIncrementValue() 2061 Value = AddOp.getImm(); in getIncrementValue()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 8927 SDValue AddOp = ShiftOperand.getOperand(1); in combineShiftToMulAddHigh() local 8929 if (AddOp.getOpcode() != ISD::MUL) in combineShiftToMulAddHigh() 8931 std::swap(MulOp, AddOp); in combineShiftToMulAddHigh() 8967 if (ConstantSDNode *Constant = isConstOrConstSplat(AddOp)) { in combineShiftToMulAddHigh() 8977 if (LeftOp.getOpcode() != AddOp.getOpcode()) in combineShiftToMulAddHigh() 8980 if (NarrowVT != AddOp.getOperand(0).getValueType()) in combineShiftToMulAddHigh() 8982 MulhAddOp = AddOp.getOperand(0); in combineShiftToMulAddHigh() 8989 assert((WideVT == AddOp.getValueType()) && in combineShiftToMulAddHigh()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 848 Register &MulOp2, Register &AddOp, in reassociateFMA() 853 GetOperandInfo(Instr.getOperand(AddOpIdx), AddOp, AddOpKillFlag); in reassociateFMA()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeIntegerTypes.cpp | 1157 unsigned AddOp = Opcode == ISD::SADDSAT ? ISD::ADD : ISD::SUB; in PromoteIntRes_ADDSUBSHLSAT() local 1162 SDValue Result = matcher.getNode(AddOp, dl, PromotedType, Op1, Op2); in PromoteIntRes_ADDSUBSHLSAT()
|
| H A D | DAGCombiner.cpp | 6706 SDValue AddOp = DAG.getNode(ISD::ADD, DL, OpVT, LHS0, in foldAndOrOfSETCC() local 6708 SDValue AndOp = DAG.getNode(ISD::AND, DL, OpVT, AddOp, in foldAndOrOfSETCC()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 41296 auto AddOp = [&Ops](SDValue Input, int InsertionPoint) -> int { in combineX86ShufflesRecursively() local 41315 AddOp(OpInput, OpInputIdx.empty() ? SrcOpIndex : -1)); in combineX86ShufflesRecursively()
|