Searched refs:Add2 (Results 1 – 5 of 5) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMMCTargetDesc.cpp | 741 uint32_t Add2 = support::endian::read32(PltContents.data() + Byte + 4, in findPltEntries() local
743 if ((Add2 & 0xe28cca00) != 0xe28cca00) in findPltEntries()
752 ((Add2 & 0xff) << 12) + (Ldr & 0xfff); in findPltEntries()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 1033 SDValue Add2; in combineShiftToAVG() local
1040 Add2 = A; in combineShiftToAVG()
1047 Add2 = A; in combineShiftToAVG()
1129 (!Add2 || DAG.willNotOverflowAdd(IsSigned, Add2.getOperand(0), in combineShiftToAVG()
1130 Add2.getOperand(1)))) in combineShiftToAVG()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 1780 Register Add2 = MI.getOperand(1).getReg(); in matchPtrAddImmedChain() local
1786 MachineInstr *Add2Def = MRI.getVRegDef(Add2); in matchPtrAddImmedChain()
1817 unsigned AS = MRI.getType(Add2).getAddressSpace(); in matchPtrAddImmedChain()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 2175 SDValue Add2 = DAG.getBitcast(VT, in LowerUDIVREM64() local
2178 SDValue Mulhi3 = DAG.getNode(ISD::MULHU, DL, VT, LHS, Add2); in LowerUDIVREM64()
|
| H A D | AMDGPULegalizerInfo.cpp | 4651 auto Add2 = B.buildMergeLikeInstr(S64, {Add2_Lo, Add2_Hi}); in legalizeUnsignedDIV_REM64Impl() local
4657 auto MulHi3 = B.buildUMulH(S64, Numer, Add2); in legalizeUnsignedDIV_REM64Impl()
|