| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 680 AVGFLOORU, enumerator
|
| H A D | TargetLowering.h | 2911 case ISD::AVGFLOORU: in isCommutativeBinOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 261 case ISD::AVGFLOORU: return "avgflooru"; in getOperationName()
|
| H A D | LegalizeVectorOps.cpp | 375 case ISD::AVGFLOORU: in LegalizeOp()
937 case ISD::AVGFLOORU: in Expand()
|
| H A D | LegalizeVectorTypes.cpp | 142 case ISD::AVGFLOORU: in ScalarizeVectorResult()
1243 case ISD::AVGFLOORU: in SplitVectorResult()
4404 case ISD::AVGFLOORU: in WidenVectorResult()
|
| H A D | TargetLowering.cpp | 1054 : (IsSigned ? ISD::AVGFLOORS : ISD::AVGFLOORU); in combineShiftToAVG()
3585 case ISD::AVGFLOORU: in SimplifyDemandedVectorElts()
9306 bool IsFloor = Opc == ISD::AVGFLOORS || Opc == ISD::AVGFLOORU; in expandAVG()
9313 Opc == ISD::AVGFLOORU || Opc == ISD::AVGCEILU) && in expandAVG()
|
| H A D | LegalizeIntegerTypes.cpp | 205 case ISD::AVGFLOORU: in PromoteIntegerResult()
2912 case ISD::AVGFLOORU: ExpandIntRes_AVG(N, Lo, Hi); break; in ExpandIntegerResult()
|
| H A D | SelectionDAG.cpp | 3513 case ISD::AVGFLOORU: { in computeKnownBits()
6294 case ISD::AVGFLOORU: in FoldValue()
7005 case ISD::AVGFLOORU: in getNode()
|
| H A D | DAGCombiner.cpp | 1869 case ISD::AVGFLOORU: in visit()
2934 if ((!LegalOperations || hasOperation(ISD::AVGFLOORU, VT)) && in foldAddToAvg()
2938 return DAG.getNode(ISD::AVGFLOORU, DL, VT, A, B); in foldAddToAvg()
5227 if (sd_match(N, m_c_BinOp(ISD::AVGFLOORU, m_Value(X), m_Zero()))) in visitAVG()
5251 if (Opcode == ISD::AVGFLOORU && !hasOperation(ISD::AVGFLOORU, VT) && in visitAVG()
|
| H A D | LegalizeDAG.cpp | 3073 case ISD::AVGFLOORU: in ExpandNode()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 750 {ISD::AVGFLOORS, ISD::AVGFLOORU, ISD::AVGCEILS, ISD::AVGCEILU}, VT, in initActions()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 404 def avgflooru : SDNode<"ISD::AVGFLOORU" , SDTIntBinOp, [SDNPCommutative]>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 849 setOperationAction({ISD::AVGFLOORS, ISD::AVGFLOORU, ISD::AVGCEILS, in RISCVTargetLowering()
1248 setOperationAction({ISD::AVGFLOORS, ISD::AVGFLOORU, ISD::AVGCEILS, in RISCVTargetLowering()
5980 OP_CASE(AVGFLOORU) in getRISCVVLOp()
7028 case ISD::AVGFLOORU: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1284 setOperationAction(ISD::AVGFLOORU, VT, Legal); in AArch64TargetLowering()
1488 setOperationAction(ISD::AVGFLOORU, VT, Custom); in AArch64TargetLowering()
6006 : (IsRoundingAdd ? ISD::AVGCEILU : ISD::AVGFLOORU); in LowerINTRINSIC_WO_CHAIN()
7018 case ISD::AVGFLOORU: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 289 setOperationAction(ISD::AVGFLOORU, VT, Legal); in addMVEVectorTypes()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 2525 ISD::AVGFLOORU, in X86TargetLowering()
57788 case ISD::AVGFLOORU: return combineAVG(N, DAG, DCI, Subtarget); in PerformDAGCombine()
|