Searched refs:AVGCEILS (Results 1 – 16 of 16) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 706 AVGCEILS, enumerator
|
| H A D | TargetLowering.h | 2998 case ISD::AVGCEILS: in isCommutativeBinOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 281 case ISD::AVGCEILS: return "avgceils"; in getOperationName()
|
| H A D | LegalizeVectorOps.cpp | 383 case ISD::AVGCEILS: in LegalizeOp()
1058 case ISD::AVGCEILS: in Expand()
|
| H A D | LegalizeVectorTypes.cpp | 146 case ISD::AVGCEILS: in ScalarizeVectorResult()
1296 case ISD::AVGCEILS: in SplitVectorResult()
4773 case ISD::AVGCEILS: in WidenVectorResult()
|
| H A D | SelectionDAG.cpp | 3774 case ISD::AVGCEILS: { in computeKnownBits()
5103 case ISD::AVGCEILS: in ComputeNumSignBits()
6710 case ISD::AVGCEILS: in FoldValue()
7551 case ISD::AVGCEILS: in getNode()
|
| H A D | TargetLowering.cpp | 1108 unsigned AVGOpc = IsCeil ? (IsSigned ? ISD::AVGCEILS : ISD::AVGCEILU) in combineShiftToAVG()
3736 case ISD::AVGCEILS: in SimplifyDemandedVectorElts()
9782 bool IsSigned = Opc == ISD::AVGCEILS || Opc == ISD::AVGFLOORS; in expandAVG()
9787 assert((Opc == ISD::AVGFLOORS || Opc == ISD::AVGCEILS || in expandAVG()
|
| H A D | LegalizeIntegerTypes.cpp | 214 case ISD::AVGCEILS: in PromoteIntegerResult()
3092 case ISD::AVGCEILS: in ExpandIntegerResult()
|
| H A D | DAGCombiner.cpp | 1928 case ISD::AVGCEILS: in visit()
2658 if ((!LegalOperations || hasOperation(ISD::AVGCEILS, VT)) && in foldSubToAvg()
2661 return DAG.getNode(ISD::AVGCEILS, DL, VT, A, B); in foldSubToAvg()
5541 bool IsSigned = Opcode == ISD::AVGCEILS || Opcode == ISD::AVGFLOORS; in visitAVG()
5610 (Opcode == ISD::AVGFLOORS && hasOperation(ISD::AVGCEILS, VT))) { in visitAVG()
5621 return DAG.getNode(ISD::AVGCEILS, DL, VT, X, Y); in visitAVG()
|
| H A D | LegalizeDAG.cpp | 3100 case ISD::AVGCEILS: in ExpandNode()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 841 {ISD::AVGFLOORS, ISD::AVGFLOORU, ISD::AVGCEILS, ISD::AVGCEILU}, VT, in initActions()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 418 def avgceils : SDNode<"ISD::AVGCEILS" , SDTIntBinOp, [SDNPCommutative]>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 897 setOperationAction({ISD::AVGFLOORS, ISD::AVGFLOORU, ISD::AVGCEILS, in RISCVTargetLowering()
1367 setOperationAction({ISD::AVGFLOORS, ISD::AVGFLOORU, ISD::AVGCEILS, in RISCVTargetLowering()
6987 OP_CASE(AVGCEILS) in getRISCVVLOp()
8146 case ISD::AVGCEILS: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1337 setOperationAction(ISD::AVGCEILS, VT, Legal); in AArch64TargetLowering()
1581 setOperationAction(ISD::AVGCEILS, VT, Custom); in AArch64TargetLowering()
6309 ? (IsRoundingAdd ? ISD::AVGCEILS : ISD::AVGFLOORS) in LowerINTRINSIC_WO_CHAIN()
7492 case ISD::AVGCEILS: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 2652 ISD::AVGCEILS, in X86TargetLowering()
54997 if (Opcode == ISD::AVGCEILS && VT.isVector() && SVT == MVT::i8) { in combineAVG()
60527 case ISD::AVGCEILS: in PerformDAGCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 295 setOperationAction(ISD::AVGCEILS, VT, Legal); in addMVEVectorTypes()
|