/freebsd/sys/amd64/include/ |
H A D | atomic.h | 305 #define ATOMIC_LOAD(TYPE) \ macro 376 ATOMIC_LOAD(TYPE); \ 385 #undef ATOMIC_LOAD
|
/freebsd/sys/i386/include/ |
H A D | atomic.h | 250 #define ATOMIC_LOAD(TYPE) \ macro 597 ATOMIC_LOAD(TYPE); \ 606 #undef ATOMIC_LOAD
|
/freebsd/contrib/llvm-project/llvm/lib/IR/ |
H A D | RuntimeLibcalls.cpp | 213 if (I < RTLIB::ATOMIC_LOAD || I > RTLIB::ATOMIC_FETCH_NAND_16) in initLibcalls() 221 if (I < RTLIB::ATOMIC_LOAD || I > RTLIB::ATOMIC_FETCH_NAND_16) in initLibcalls()
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 1278 ATOMIC_LOAD, enumerator
|
H A D | SelectionDAGNodes.h | 1473 case ISD::ATOMIC_LOAD: 1501 assert(((Opc != ISD::ATOMIC_LOAD && Opc != ISD::ATOMIC_STORE) || 1506 assert(getOpcode() == ISD::ATOMIC_LOAD && "Only used for atomic loads."); 1511 assert(getOpcode() == ISD::ATOMIC_LOAD && "Only used for atomic loads."); 1559 N->getOpcode() == ISD::ATOMIC_LOAD ||
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGDumper.cpp | 106 case ISD::ATOMIC_LOAD: return "AtomicLoad"; in getOperationName() 871 if (A->getOpcode() == ISD::ATOMIC_LOAD) { in print_details()
|
H A D | LegalizeFloatTypes.cpp | 151 case ISD::ATOMIC_LOAD: R = SoftenFloatRes_ATOMIC_LOAD(N); break; in SoftenFloatResult() 883 DAG.getAtomic(ISD::ATOMIC_LOAD, dl, NVT, DAG.getVTList(NVT, MVT::Other), in SoftenFloatRes_ATOMIC_LOAD() 2651 case ISD::ATOMIC_LOAD: in PromoteFloatResult() 2907 ISD::ATOMIC_LOAD, SDLoc(N), IVT, DAG.getVTList(IVT, MVT::Other), in PromoteFloatRes_ATOMIC_LOAD() 3088 case ISD::ATOMIC_LOAD: in SoftPromoteHalfResult() 3285 ISD::ATOMIC_LOAD, SDLoc(N), MVT::i16, DAG.getVTList(MVT::i16, MVT::Other), in SoftPromoteHalfRes_ATOMIC_LOAD()
|
H A D | SelectionDAG.cpp | 906 case ISD::ATOMIC_LOAD: in AddNodeIDCustom() 4181 case ISD::ATOMIC_LOAD: { in computeKnownBits() 4188 else if (Op->getOpcode() == ISD::ATOMIC_LOAD && in computeKnownBits() 5023 case ISD::ATOMIC_LOAD: { in ComputeNumSignBits() 5033 if (Op->getOpcode() == ISD::ATOMIC_LOAD) { in ComputeNumSignBits() 8705 assert(Opcode == ISD::ATOMIC_LOAD && "Invalid Atomic Op"); in getAtomic()
|
H A D | LegalizeDAG.cpp | 3149 case ISD::ATOMIC_LOAD: { in ExpandNode() 5773 case ISD::ATOMIC_LOAD: { in PromoteNode() 5782 DAG.getAtomic(ISD::ATOMIC_LOAD, SL, NVT, DAG.getVTList(NVT, MVT::Other), in PromoteNode()
|
H A D | LegalizeIntegerTypes.cpp | 260 case ISD::ATOMIC_LOAD: in PromoteIntegerResult() 373 if (N->getOpcode() == ISD::ATOMIC_LOAD) { in PromoteIntRes_Atomic0() 2823 case ISD::ATOMIC_LOAD: ExpandIntRes_ATOMIC_LOAD(N, Lo, Hi); break; in ExpandIntegerResult()
|
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/GlobalISel/ |
H A D | SelectionDAGCompat.td | 27 // (ISD::LOAD, ISD::ATOMIC_LOAD, ISD::STORE, ISD::ATOMIC_STORE) but GlobalISel
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelLowering.cpp | 157 setOperationAction(ISD::ATOMIC_LOAD, MVT::f32, Promote); in AMDGPUTargetLowering() 158 AddPromotedToType(ISD::ATOMIC_LOAD, MVT::f32, MVT::i32); in AMDGPUTargetLowering() 160 setOperationAction(ISD::ATOMIC_LOAD, MVT::f64, Promote); in AMDGPUTargetLowering() 161 AddPromotedToType(ISD::ATOMIC_LOAD, MVT::f64, MVT::i64); in AMDGPUTargetLowering() 163 setOperationAction(ISD::ATOMIC_LOAD, MVT::f16, Promote); in AMDGPUTargetLowering() 164 AddPromotedToType(ISD::ATOMIC_LOAD, MVT::f16, MVT::i16); in AMDGPUTargetLowering() 166 setOperationAction(ISD::ATOMIC_LOAD, MVT::bf16, Promote); in AMDGPUTargetLowering() 167 AddPromotedToType(ISD::ATOMIC_LOAD, MVT::bf16, MVT::i16); in AMDGPUTargetLowering()
|
H A D | R600ISelLowering.cpp | 193 setOperationAction({ISD::ATOMIC_LOAD, ISD::ATOMIC_STORE}, MVT::i32, Expand); in R600TargetLowering()
|
H A D | SIInstrInfo.td | 337 def AMDGPUatomic_ld_glue : SDNode <"ISD::ATOMIC_LOAD", SDTAtomicLoad,
|
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
H A D | RuntimeLibcalls.def | 569 HANDLE_LIBCALL(ATOMIC_LOAD, "__atomic_load")
|
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyRuntimeLibcallSignatures.cpp | 448 Table[RTLIB::ATOMIC_LOAD] = unsupported; in RuntimeLibcallSignatureTable()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/ |
H A D | SparcISelLowering.cpp | 1784 setOperationAction(ISD::ATOMIC_LOAD, MVT::i32, Custom); in SparcTargetLowering() 1790 setOperationAction(ISD::ATOMIC_LOAD, MVT::i64, Custom); in SparcTargetLowering() 3292 case ISD::ATOMIC_LOAD: in LowerOperation()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | AtomicExpandPass.cpp | 1690 RTLIB::ATOMIC_LOAD, RTLIB::ATOMIC_LOAD_1, RTLIB::ATOMIC_LOAD_2, in expandAtomicLoadToLibcall()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZISelLowering.cpp | 296 setOperationAction(ISD::ATOMIC_LOAD, MVT::i128, Custom); in SystemZTargetLowering() 298 setOperationAction(ISD::ATOMIC_LOAD, MVT::f128, Custom); in SystemZTargetLowering() 5680 if (AL->getOpcode() == ISD::ATOMIC_LOAD) in isVectorElementLoad() 6181 case ISD::ATOMIC_LOAD: in LowerOperation() 6299 case ISD::ATOMIC_LOAD: { in LowerOperationWrapper()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelDAGToDAG.cpp | 99 case ISD::ATOMIC_LOAD: in Select()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelDAGToDAG.cpp | 2502 Use->getOpcode() != ISD::ATOMIC_LOAD && in isWorthFoldingAdd()
|
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
H A D | TargetSelectionDAG.td | 754 def atomic_load : SDNode<"ISD::ATOMIC_LOAD", SDTAtomicLoad,
|
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 1363 setOperationAction(ISD::ATOMIC_LOAD, MVT::i64, Expand); in PPCTargetLowering() 1368 setOperationAction(ISD::ATOMIC_LOAD, MVT::i128, Custom); in PPCTargetLowering() 11264 case ISD::ATOMIC_LOAD: { in LowerATOMIC_LOAD_STORE() 11894 case ISD::ATOMIC_LOAD: { in ReplaceNodeResults()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsISelLowering.cpp | 483 setOperationAction(ISD::ATOMIC_LOAD, MVT::i64, Expand); in MipsTargetLowering()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelDAGToDAG.cpp | 1021 Use->getOpcode() != ISD::ATOMIC_LOAD && in isWorthFoldingADDlow()
|