Searched refs:ARMInstrInfo (Results 1 – 11 of 11) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBranchTargets.cpp | 41 void addBTI(const ARMInstrInfo &TII, MachineBasicBlock &MBB, bool IsFirstBB); 65 const ARMInstrInfo &TII = in runOnMachineFunction() 66 *static_cast<const ARMInstrInfo *>(MF.getSubtarget().getInstrInfo()); in runOnMachineFunction() 96 void ARMBranchTargets::addBTI(const ARMInstrInfo &TII, MachineBasicBlock &MBB, in addBTI()
|
| H A D | ARMInstrInfo.cpp | 28 ARMInstrInfo::ARMInstrInfo(const ARMSubtarget &STI) : ARMBaseInstrInfo(STI) {} in ARMInstrInfo() function in ARMInstrInfo 31 MCInst ARMInstrInfo::getNop() const { in getNop() 49 unsigned ARMInstrInfo::getUnindexedOpcode(unsigned Opc) const { in getUnindexedOpcode() 90 void ARMInstrInfo::expandLoadStackGuard(MachineBasicBlock::iterator MI) const { in expandLoadStackGuard()
|
| H A D | ARM.td | 40 include "ARMInstrInfo.td" 41 def ARMInstrInfo : InstrInfo; 83 let InstructionSet = ARMInstrInfo;
|
| H A D | ARMInstrInfo.h | 22 class ARMInstrInfo : public ARMBaseInstrInfo { 25 explicit ARMInstrInfo(const ARMSubtarget &STI);
|
| H A D | ARMSubtarget.cpp | 101 ? (ARMBaseInstrInfo *)new ARMInstrInfo(*this) in ARMSubtarget()
|
| H A D | ARMSchedule.td | 34 // ARMInstrInfo.td:
|
| H A D | ARMFeatures.td | 455 // See ARMInstrInfo.td for details.
|
| H A D | ARMInstrThumb.td | 1792 // See ARMInstrInfo.td. These two thumb specific pseudos are required to
|
| H A D | ARMInstrInfo.td | 1 //===- ARMInstrInfo.td - Target Description for ARM Target -*- tablegen -*-===//
|
| /freebsd/lib/clang/libllvm/ |
| H A D | Makefile | 1463 SRCS_MIN+= Target/ARM/ARMInstrInfo.cpp
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Testing/Demangle/ |
| H A D | DemangleTestCases.inc | 14041 {"_ZN4llvm12ARMInstrInfoC1ERKNS_12ARMSubtargetE", "llvm::ARMInstrInfo::ARMInstrInfo(llvm::ARMSubtar… 14042 {"_ZN4llvm12ARMInstrInfoC2ERKNS_12ARMSubtargetE", "llvm::ARMInstrInfo::ARMInstrInfo(llvm::ARMSubtar… 14043 {"_ZNK4llvm12ARMInstrInfo18getUnindexedOpcodeEj", "llvm::ARMInstrInfo::getUnindexedOpcode(unsigned … 14187 {"_ZN4llvm12ARMInstrInfoD1Ev", "llvm::ARMInstrInfo::~ARMInstrInfo()"}, 14222 {"_ZN4llvm12ARMInstrInfoD0Ev", "llvm::ARMInstrInfo::~ARMInstrInfo()"}, 14240 {"_ZNK4llvm12ARMInstrInfo15getRegisterInfoEv", "llvm::ARMInstrInfo::getRegisterInfo() const"}, 25652 {"_ZTVN4llvm12ARMInstrInfoE", "vtable for llvm::ARMInstrInfo"},
|