Home
last modified time | relevance | path

Searched refs:ADD_LO (Results 1 – 4 of 4) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h50 ADD_LO, enumerator
H A DRISCVInstrInfo.td88 def riscv_add_lo : SDNode<"RISCVISD::ADD_LO", SDTIntBinOp>;
1329 /// HI and ADD_LO address nodes.
H A DRISCVISelDAGToDAG.cpp2583 if (Addr.getOpcode() == RISCVISD::ADD_LO) { in SelectAddrRegImm()
2594 if (Base.getOpcode() == RISCVISD::ADD_LO) { in SelectAddrRegImm()
H A DRISCVISelLowering.cpp7347 return DAG.getNode(RISCVISD::ADD_LO, DL, Ty, MNHi, AddrLo); in getAddr()
7449 return DAG.getNode(RISCVISD::ADD_LO, DL, Ty, MNAdd, AddrLo);
18081 // Look for a HI and ADD_LO pair. in getTargetConstantFromLoad()
18082 if (Ptr.getOpcode() != RISCVISD::ADD_LO || in getTargetConstantFromLoad()
20389 NODE_NAME_CASE(ADD_LO) in getTargetNodeName()