Searched hist:fc4b8fca2d8fc8aecd58508e81d55afe4ed76344 (Results 1 – 1 of 1) sorted by relevance
| /linux/arch/x86/events/ |
| H A D | perf_event.h | diff fc4b8fca2d8fc8aecd58508e81d55afe4ed76344 Mon Apr 12 16:30:45 CEST 2021 Kan Liang <kan.liang@linux.intel.com> perf/x86: Hybrid PMU support for intel_ctrl
The intel_ctrl is the counter mask of a PMU. The PMU counter information
may be different among hybrid PMUs, each hybrid PMU should use its own
intel_ctrl to check and access the counters.
When handling a certain hybrid PMU, apply the intel_ctrl from the
corresponding hybrid PMU.
When checking the HW existence, apply the PMU and number of counters
from the corresponding hybrid PMU as well. Perf will check the HW
existence for each Hybrid PMU before registration. Expose the
check_hw_exists() for a later patch.
Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Reviewed-by: Andi Kleen <ak@linux.intel.com>
Link: https://lkml.kernel.org/r/1618237865-33448-6-git-send-email-kan.liang@linux.intel.com
|